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The Data General Nova 800 minicomputer is described in detail.
An analysis is made of its instruction set and a description is given of
available peripheral equipment. The specification criteria for A/D and
D/A devices is discussed and the selection of specific devices is supported.
The DT 1620 data acquisition system and the DT 212 D/A converter are
described. The interface considerations for adapting the A/D and D/A
converters to the Nova system are discussed. Programming examples
for the combined system are given. A system operation tutorial is
offered which includes a programmed instruction section to efficiently
familiarize the prospective user. Finally, examples of system use as a
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I. INTRODUCTION
During the past decade, the use of the digital computer in complex
control systems has increased at an extraordinary rate. System
designs incorporating the use of a digital machine have become common,
place in industry as well as the military. These sample-data systems
are being designed and interfaced to existing systems to improve reli-
ability, speed of response, and accuracy. Even though the individual
systems differ in complexity the basic configurations are the same.
The basic elements of any interface between a digital processor
















Figure 1. 1 Basic Interface Elements
The analog-to-digital converter samples the continuous signal on com-
mand by the computer. It then converts the voltage sampled into a
digital word of the form used by the computer. The computer performs
some specified operations on the word and feeds the resulting digital
output to the digital-to-analog converter. The digital-to-analog con-
verter transforms the digital word into a discrete analog pulse.
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One point of contention between system designers has been whether
to design a special purpose computer for a given task or to use a general
purpose computer which may be used in a variety of tasks. This deci-
sion is dependent upon the problem to be solved. For the special pur-
pose computer, the advantages are smaller size, less cost and ease of
interface design. For the general purpose computer, the major advan-
tage is flexibility through multiprocessing.
In recent years, the size of general purpose computers has dimin-
ished with the emergence of the minicomputer. Large core memories
have given way to the use of electronic memories using Large Scale
Integration (LSI). And the large magnetic tape reel-to- reel units have
been replaced by cassette tape storage. The minicomputer and its
associated mini-peripherals are in general slower, less powerful, and
less sophisticated than the large general purpose machines, but have
the advantages of smaller size, lower cost, and simplicity while still
having a great deal of flexibility. Recently, through additional mini-
aturization, the interface elements have become small enough so that
they may be placed inside a minicomputer chassis on an interface
board. This thesis is concerned with the incorporation of such an ADC-
DAC system with the Data General Nova 800 computer.
A. PROBLEM STATEMENT
In 1974, the Electrical Engineering Department of the Naval Post-
graduate School purchased a Data General Nova 800 computer for use in
11

the area of automatic control. The computer was not equipped with
A/D or D/A devices but it was felt that an interface could be designed
and built to provide these functions and thereby make it possible to use
the system as a digital controller. The problem was not only to inter-
face the hardware but also to provide a basic manual for machine
operation, give a description of the operational computer system, and
supplement the references in the area of programming.
Chapter 2 describes the Nova computer and the associated
peripherals. It includes a complete analysis of the instruction set,
describes the software of the operating system, and introduces the
general elements of programming. The computer description pre-
supposes a familiarity with general minicomputer organization and
operation. Chapter 3 provides the specification criteria for the A;'
C
and D/A converters, supports the selection of specific de%rices, des-
cribes the interface board available with the computer, gives the inter-
face design considerations, and introduces software programming v.uth
reference to A/D and D/A devices. Chapter 4 is a system tutorial.
"_-. y : . . . -. - -•--:•....:._ : •:.'.' : r :u.„ : . ; :\ -. .-. a ; : :\ c i s e : : :ur.a: fcr cui : -: ref-
erence and a step-by-step procedure for Learning the elements of
computer operatic." cue programming. Charter 5 provides examples of
the use of the svstcm as a uuui controller fcr a simulated continuous
plant. Chapter v cives ar. evaluation of the sy stent elements and zi ::. .
svste: ~ a whole and recommends directions fcr expansion.
12

II. THE NOVA 800 COMPUTER
A. INTRODUCTION
The Nova 800 is a general purpose, 16-bit word length computer.
It is organized around four accumulators, ACO - AC3. Both AC2 and
AC3 can also be used as index registers. The mainframe is 10
^
inches high and mounts inside a standard 19-inch chasssis. It has 17
slots; two are used for the central processor leaving 15 available for
memory and 1/0 interfaces. The full memory cycle time, that is the
maximum time required for the processor to access one memory loca-
tion, is 800 nanoseconds. All arithmetic and logical instructions are
executed in a single cycle time.
The central processor provides control for the entire system. It
performs all the arithmetic, logical and data handling operations, and
sequences the program. The processor handles words which are stored
in a memory with a capacity of 8K. The processor can interpret a word
as an address, a logical word, a pair of 8-bit bytes, or a 16-bit signed
or unsigned binary number. The arithmetic instructions operate on
fixed point signed or unsigned binary numbers using 2's complement
conventions.
The processor sequences through a program by executing instruc-
tions retrieved from consecutive memory locations as pointed to by the
15-bit program counter (PC). At the end of each instruction, the PC is
13

incremented by one. Sequential program Qow is altered by changing
the contents of PC, either by replacing its contents with a value speci-
fied by a jump instruction or incrementing it an extra time as in a test
skip instruction. All arithmetic ar.d Logical operations are performed
on operands in an accumulator with results appearing in an accumulator.
That is, the machine is not capable of performing these operations
directly between memory locations or between a memory location ar.d
an accumulator. Each accumulator has an associated carry. After an
operation has been completed, a secondary operation may be specified,
such as: swap left and right halves of the accumulator, test the con-
tents of the accumulator for a skip, or combine the accumulator with
its carry and rotate once left or right.
The I/O hardware supports both a cassette tape transport with two
drives and an ASR-33 teletype with papertape punch and reader. The
cassette system stores digital information on a single track . 15-inch
magnetic tope. Data is transferred a: -' words per second between
the computer and the transport via the computer's data channel. Each
transport spaces (counts records forward or reverse at 30 inches/sec
and rewinds completely in :£ sec. The control writes onto each tape
in groups of bits called words, groups of words called records, and
groups of records called files. "Words are Id -bits long, records are
from 1 to 4'i re words long, ar.d files are from 2 to 40Vo records ]
Records are tern\:r.a:^c by a lb- -bit cyclical checks ore and a lj " gap;
14

files are terminated by two lh u gaps and an End of File (EOF) marker.
The tape begins and ends with a 22" leader/trailer.
The ASR-33 teletypewriter is really four devices: keyboard,
printer, reader and punch. The teletype separates its input and out-
put functions into two distinct classes. Each class has its own device
code, its own Busy, Done and Interrupt Disable flags, and its own
interrupt priority mask assignment. To output a character, the code
for the character is placed in the output buffer and the Output Busy
flag is set. When the teletypewriter is available, it will take the output
information and process it. To input a character, the appropriate key
is struck placing the corresponding code into the input buffer where it
is retrieved by the program.
A single instruction can transfer a word between an accumulator
and a device, and at the same time, control the device operation. The
interrupt system facilitates processor control over I/O devices by
allowing any device to interrupt normal program flow on a priority
basis. The processor acknowledges interrupt by storing PC in loca-
tion and executing the instruction addressed by the contents of
location 1
.
B. THE INSTRUCTION SET
The instruction set is comprised of three basic types:
1. Memory Reference Instructions to provide movement of the
program to various memory locations.
15

2. Arithmetic and Logical Instructions for operations on data.
3. Input/Output Instructions for peripheral control.
1. Memory Reference Instructions
The formats for both types of memory reference instruction
are shov/n in Figure 2. 1.
Address Type
I- _.'.;tio: ^ : s z 1 a z e rr. e :
1
,'.rrz ar.c Mi-::'.- :'_-::.: r. ::rn.a:
Move Data rcrrr.a:
Fig_re 2. 1 Memory Reference Ir.str ..:::r.
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Fundamental to a memory reference instruction is the manner
in which the Nova determines the effective address. As shown in
Figure 2. 1, both types of instruction are identical in bits 3 - 15. Bits
58-15 indicate the displacement (D) and can address 2 =256 possible
locations. Since the displacement is a signed or unsigned number, it
has the possible values of 0-400 or -200_ to -177g. The interpreta-
tion of the displacement value is dependent upon the value of the




00 Page zero addressing. D is an unsigned displacement,
and indicates an address from 00000-00377.
01 Relative addressing. D is a signed displacement
(-200 to +177) that is added to PC.
10 Base register addressing. D is a signed displacement
that is added to contents of AC2.
11 Base register addressing. D is a signed displacement
that is added to the contents of ACS.
Bit 5 indicates whether the addressing is direct or indirect.
If bit 5 is a 0, the addressing is direct and the address specified by
X and D is an operand, and the instruction can directly address 1024
locations; 256 on page zero and three groups of 256 in the octal range
[PC-200
o ,
PC + 177J, or [AC-200 AC2 + 177J, or [AC3-200 o ,8 8 8 8 8
AC3 + 177 ]. If bit 5 is a 1, the addressing is indirect and the address8""
specified by X and D is another address.
In the Jump and Modify Memory format, bits 3&4 indicate
the function of the instruction and are decoded as follows:
Function
00 Jump
01 Jump to subroutine, return address in AC3
10 Increment and skip the next instruction if zero
11 Decrement and skip the next instruction if zero
For the Move Data Instruction, bits 3 and 4 indicate the accumulator












In the Move Data Instruction bits 1 and 2 indicate the function




One additional feature is the auto-incrementing locations
00020-0002? and the auto-decrementing locations 00030-00037. If at
any level in the effective address calculation, an address word is
fetched from one of these locations, the word is either incremented
or decremented by one before the fetch is made.
2. Arithmetic and Logical Instructions




Dest. Fu n c t i o r. S e c c r.d a r v :::.;:'.:.-.!
2 3 4 5 7 8




Bits 1&2 specify the source AC and bits 3&4 specify the
destination AC, that is, where the answer to the specific function will
reside. Bits 5-7 are the function or OP code. Bits 8-15 indicate the
secondary function to be performed, and are decoded as follows:
Bit 8-9 Shift Operation
00 None
01 Combine the destination AC with its carry and
shift left one bit. This operation is cyclic and
the carry becomes bit 15
10 Same as above except the operand is shifted right
one bit. Bit 15 becomes the carry
11 Swap halves of result. Bits 0-7 are swapped with
bits 8-15. Carry remains unchanged.
Bit 10-11 Base Value of Carry Bit
00 Current value of carry
01 Zero
10 One
11 Complement the current value of carry
Bit 12 No Load
Normal instruction execution
1 Destination address is not loaded with result
Bit 13-15 Skip Condition
000 Never skip
001 Always skip








Skip on non-zero carry
Skip on zero result
Skip on non-zero result
Skip if either carry or result is zero
Skip if both carry and result are zero
The arithmetic and logical instruction formed by the preceding
bits functions to control the arithmetic unit. A diagram of the unit is



















Figure 2.3 Organization of Arithmetic Unit
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Each instruction specifies the number of accumulators needed
for the specific function. The OP code controls the operation of the
function generator. The output of the function generator, consisting
of the carry and the 16-bit result is sent to the shifter and skip sensor
for possible operation. The determination of load and no-load is made
last so that the function can be performed, shifted and/or tested for skip,
and still not loaded to the destination AC. This is useful if the operation
is only to be used as a test and the previous value in the destination AC
or the previous value of the carry is not to be changed.
a. Special Arithmetic Instructions
An additional option available on this model of the Nova 800 is
a one-instruction multiply and divide command. These two instruc-
tions operate only on unsigned binary numbers. Their operation is as
follows
:
Multiply -Multiply AC1 by AC2, add product to ACO, put
result in AC0-AC1. ACO will contain the high
order bits and AC1 the low order bits.
Divide -If overflow, set carry to one. Otherwise divide
AC0-AC1 by AC2. Put quotient in AC1 and
remainder in ACO.
3. I/O Instructions




Transfer | Control Device Code
2 3 4 5 78 9 10




Bits 3&4 select the accumulator that contains the data for
output or will receive the input data. Bits 5-9 specify whether the
instruction is for input or output, to or from what buffer of the periph-
eral the data is transferred, and also control the peripheral. Bits 5-7
control the transfer and are coded as follows:
Bits 5-7 Transfer
000 No transfer
001 Data in A Buffer
010 Data out A Buffer
011 Data in B Buffer
100 Data out B Buffer
101 Data in C Buffer
110 Data out C Buffer
111 Skip condition
If bits 5-7 are all l's then bits 8-9 specify a skip condition as follows:
Bits 8-9 Skip Condition
00 Skip next instruction if Busy is Non-zero
01 Skip next instruction if Busy is Zero
10 Skip next instruction if Done is Non-zero
11 Skip next instruction if Done is Zero
If bits 5-7 are anything other than all l's then bits 8-9 specify a device





01 Start device by clearing Done and setting Busy
10 Clear both Done and Busy; i. e.
,
idle the device
11 Pulse a special I/O bus control line if used by the
device
Bits 10-15 specify the device code.
The above instructions are used to transfer data between the
computer and a peripheral and at the same time control the peripheral
by use of the Busy and Done flags. These flags together indicate the
state of the device. If both flags are clear, the device is idle and can
be placed in operation by setting Busy. After the device has completed
an operation, it sets Done and clears Busy to indicate that it is ready to
receive new data or has additional data for input. After a complete 1/0
operation has taken place, the program clears Done and the device is







Normally the programmer is not directly concerned with the
bit positions and functions for a given instruction. This is because the
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computer is equipped with an assembler which transforms code words
called "mnemonics" into the proper bit sequence. But, to fully appre-
ciate the flexibility and capability of the machine, each programmer
should familiarize himself with these details, for in them lie the in-
formation needed to use the computer most effectively. Instructions
for programming by use of mnemonics is given in Section F of this
chapter and Reference [D-8]. A complete listing of the entire mne-
monic instruction set is in Appendix A.
C. DATA CHANNEL
Handling data transfers between external devices and memory
under program control requires an interrupt and the execution of
several instructions for each word transferred. To allow greater
transfer rates, the processor contains a data channel through which
a device, at its own request, can gain access to memory. Besides the
straightforward transfer of a word, the channel allows a device to
increment by one a word already in memory. This allows an input
data stream to be placed in consecutive data locations.
The program cannot affect the data channel directly because there
are no instructions for it; instead, the program sets up the device to
use the channel. When a device requires access, it requests it from
the processor. At the beginning of every memory cycle the processor
synchronizes any requests that are being made. The processor is
24

capable of operating at two different szeezs standard a.-.d r.._'r. s -:-e:
and does not require the device to wait until completion of an instructio;
the processor can pause to handle transfers at certain points within an
instruction. ".Then the processor pauses, it handles all data channel
requests, high speed requests first, and then continues with the inter-
rupted instructioc. The maximum data rate for standard speed is
500, 000 words per second, and tor the high speed is 1, 25 j, CXI words
per second; but at this rate, all other processing activity is suspended.
D. SPECIAL CP71CX5
In addition to the multiply and divide instructions previously dis-
cussed, the Xova has another option which is especially useful in data
acquisition. This is the Real Time Clock RTC . The clock is con-
trolled by use of one oz the 1 C instructions. The mnemonic is
"DOA X.RTC", where DOA is the Tata Out, Buffer A instruction
acting on the RTC. X indicates the accumulator vhere the frequency
data is held. Bits 14-15 of X control the frequency of the clock and
are decoded as follows:
Bit 14-5 Frequency






E. THE OPERATING SYSTEM
To program the Nova, there are six basic sections of software
which must be used to build an instruction sequence. The Self-loading
Bootstrap and Image Core Loader/Writer provide the initial loading
capability. The Command Line Interpreter implements mnemonic load-
ing of utility programs and performs file maintenance chores. The Text
Editor is used to build and change a mnemonic program. The Assembler
converts the mnemonic source program into a binary language suitable
for computer operation. Finally, the Relocatable Loader performs the
actual program load.
1. Self-loading Bootstrap and Image Core Loader/Writer
Before a program can be brought into memory, the loading
program must reside in memory. In other words, the computer must
be programmed so that it has a loading capability. This is the function
of the self-loading bootstrap. The bootstrap is resident in the hardware
of the machine on ready-only LSI chips and is initiated when the program
load switch is momentarily placed in the up position. The bootstrap
program is placed in location 0-37 by the processor and normal opera-
tion is begun at location 0. First the data switches on the front panel
are read to determine the I/O device code used and whether or not a
data channel is required. Once this information is processed, normal
loading will occur starting in location while the loader scans location
377 to determine when a data word has been loaded. When a word is
26

loaded into location 377, it is executed as an instruction. Normally
this instruction is a jump to the data just read or simply a halt.
This allows the loading of a program of limited size (256 words)
and so the program loaded must itself be a loading program. This is
normally the image core loader/writer. The loader now takes program
control and loads, an image of itself into the high 377 locations in core.
8
If these locations are left undisturbed, either the loader or writer may
be recalled at any time. At the end of the loading process, the loader
outputs a prompt "#" on the teletype to indicate that it is ready to accept
a command. If during any computer operation the loader is needed, it
may be recalled by setting the data switches to the highest address in
core, pressing RESET and then START. If the writer is needed, it may
be called by setting the data switches to the second highest address in
core, pressing RESET and then START.
If either the loader or the writer encounters an error during
its operation, "--ERR" will be output to the teletype and the error status
word will be placed in AC0. Additional information is available in Ref.




5 Lateral Parity error in a word




8 Addressed tape is at a load point
10 Bad tape
13 Unit is write locked
14 Odd number of bytes detected in a read or write attempt
2. Command Line Interpreter (CLI)
The CLI implements mnemonic loading of other utility programs
from a master cassette tape and performs certain file maintenance chores,
When the CLI is ready to accept a command, it issues a prompt "R" fol-
lowed by a carriage return.
In order to use the CLI, the core image loader/writer should be
resident in core and the master tape should be loaded on cassette drive 0.
The format of this master tape is as follows:
File 0: Core image loader/writer (bootstrapable)
1: Command line interpreter
2: Extended Assembler (ASM)
4: Extended Relocatable loader (RLDR)
5: Library file edition (LFE)
6: SYSGEN (SYSG)
Normally when a utility program is loaded, the CLI is over-
written and therefore must be reloaded to be used again. Any of files
2_6 may be loaded by typing their code name followed by a carriage




1. Load an Absolute Binary Paper Tape
Format: BLDR $TTR
The CLI will prompt the user to load the paper tape reader
and strike any key on the teletype. The tape is then read
into memory.
2. Load a cassette file
Format: CTX:YY
where: X is the cassette drive number (0-7)
YY is the file number on that drive (0-99)
For this command the cassette must have already been loaded
on the cassette drive and the format of the tape must be core
image. The definition of the core image format will be
covered under the section on the Extended Relocatable
Loader. This is the method for loading a program which
has already been assembled and saved for future use.
3. Make a save file
Format: MKSAVE absolute-binary-filename
output filename
The input absolute binary file is converted to a core image
(save) file and stored. For example:
MKSAVE CT0:1 CT1:2
The absolute file on cassette drive 0, file 1 is converted
to core image and stored on cassette drive 1, file 2.
4. Transfer a file




This command copies a complete binary file and stores it
at the destination filename. No conversion of format is
done and the source file is not destroyed.
It should be noted at this time that if the user only wishes to
use the CLI to load another utility program, time can be saved by simply
calling the specified file while in the Core Image Loader/Writer mode.
For example, to load the CLI the user types 1 and carriage return.
This is because the CLI is resident in file 1 of the master tape. But if
the user intends to go directly to the Text editor, he may do so by
typing 2 and carriage return and bypass the CLI altogether. The same
is true for any of the other utility files.
Ref. [D-3] contains less frequently used commands and some
additional information on the CLI. Possible error messages when using




ILLEGAL COMMAND FOR DEVICE







Essentially the text editor has two functions: 1) building a user
mnemonic program, 2) changing a program which already exists. Ref.
[D-4] is fairly detailed in the use of the editor and therefore the material
presented here will amplify some points of possible confusion presented
in that text.
When the text editor is loaded and ready to accept a command
it prompts the user by outputing an asterisk (*) onto the teletype. At
this point, the user issues a command or string of commands using the
ESC (escape) key on the teletype in much the same manner as the carriage
return is used for other programs. When the ESC key is hit, a "S' ! is
echoed to the teletype. Example:
1. Single Command
GRCT1:1S
This command opens the file on cassette drive 1, file 1
for reading into the input buffer. If this command is to be
executed, the character string GRCT1:1SS is typed; the
final $ causes execution to begin.
2. Command Strings
GRCT1:1$Y$B$T$$
This string first opens the same file as in example 1, but
then continues by yanking the first page into the buffer,
placing the character pointer at the beginning of the buffer
31

and finally typing the entire buffer on the teletype.
Notice that a single ESC ($) separates the commands but
two consecutive $'s will prompt the editor to begin
execution.
To start an input file, the letter "I" is typed directly following the
prompt (*) by the editor. After this a complete page of input (256 lines
or less) may be typed and will be stored in the editor buffer. The end
of this input string must be followed by a double ESC ($$). The "I"
will not be placed into the buffer but all characters between "I" and "$$"
will.
The reference is in error on its description of the use of a tab.
It states that a tab may be executed by typing "P" while depressing the
CTRL key. In the present version of the text editor, tab is executed by
typing "I" while depressing the CTRL key. The CTRL P key combination
deletes the tab capability from the text editor and it may only be restored
by reloading, so this key combination should be avoided.
When a file is to be punched onto an output file, it must be
accompanied by a form feed. This is used by the computer to recognize
where one file stops and another begins. The reference states that the
punch command (P$) includes a form feed but this is not the case. So
once a punch command is given, it must be followed by a form feed




This command string opens cassette drive 0, file 2 for the writing,
places the character pointer at the beginning of the buffer, writes the
buffer onto the file and places a form feed at the end.
A word of caution on cassette file organization is needed at this
point. File manipulation is not taken care of by the software as it is in
larger computers. It is the responsibility of the user. So if information
is stored on files 0-4 and file 2 is to be changed, the contents of files
3 and 4 must be saved on a scratch tape until the change is made and
then placed back on the tape. If this is not done, the ordered structure
of the tape will be destroyed and the information on files 3 and 4 will be
lost. Another problem occurs when the user tries to transfer informa-
tion from one file to another on the same drive. Again, due to hardware
limitation, this cannot be done directly. The file must be transferred
to a scratch tape and then to the destination file.
Finally, the reference for the text editor should be studied
carefully to gain a good working knowledge of the operation since it is
the utility routine that is used most often. Each type of command should
be tried to completely understand what it actually does.
POSSIBLE ERROR MESSAGES
NOT ENOUGH ARGUMENTS
OUTPUT FILE WRITE PROTECTED, FILE: filename
NO OUTPUT FILE SPECIFIED




FILE DOES NOT EXIST, FILE: filename
UNEXPECTED SYSTEM ERROR (Computer halts with the system
error codes AC2)
4. Assembler
As with the text editor, much of the required information on
the assembler is provided in References [D-5] and [D-6]. The informa-
tion presented here represents the basic considerations needed for proper
program control and does not attempt to describe the details of the
routine.
When a program is written, the user has three options as to
where the program should reside in core. These are 1) absolute loca-
tion where the actual core location of the program is specified, 2) re-
locatable location where the actual location is controlled by the loader
which places the program in any convenient location not already occupied,
3) a combination of 1) and 2) where some portion of the program is in a
definite location but other portions are left to the loader.
If a program is to reside in a specific location, a . LOC XXXXX
statement is placed prior to the start of the program. For example:
.LOC 400




This sequence causes the program named PGM to be placed in core
starting at address OO400
fi
.
If the core position is to be left to the loader, the user simply
places the statement . NREL prior to the start, that is:
.NREL
PGM: LDA 2, 1
.END
If a location is to be specified on page zero (location 0-400 )
8
but the position of that page may be placed anywhere in memory, the








In a number of cases there is no real need to specify the loca-
tion of the entire program but the address of a subroutine is to be placed
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PGM: LDA 2, 1
.END
In this case the address of a subroutine called APUT is placed in location
00040 but the main program, PGM and the actual subroutine APUT
8
could be placed anywhere.
The process of linking together programs and/or programs and
subroutines is done by the . EXTN and . ENT statements. If a program is
a subroutine of the main program, the name of the subroutine must be














In this example the main (PGM) uses the subroutine (APUT) and there-
fore APUT is listed as an external in the main and has an entry state-
ment prior to its initial statement. PGM can also be called by another
program and therefore has an entry statement prior to its first statement.
One other point is made in this example: the program name is placed
after the . END statement. If this is not done the loader will load the
program and then halt. It is left to the user to know the address of the
first statement in the program so that it may be started. If the name is
placed after the end statement, at the end of the load, control will be
passed to the program automatically and execution will begin.
When the program is ready to be assembled, the assembler is
loaded in the normal manner and prompts the user by typing "ASM" on
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the teletype. Although there are several types of assemblies that can
take place, only the most common is presented here. The user responds
with the following:
ASM 1 input filename output filename / assembled format /
(machine
prompt )optional t,ele^ge e
For example,
ASM 1 CT 1:0 CT0:0/B $TTC/L (carriage return)
The response to this command is to take the source program on cassette
drive 1, file 0; assemble it with the output to cassette drive 0, file in
binary and list the assembly on the teletype. After the user is familiar
with the assembly process, there is no need for a teletype listing, so
the command is normally:
ASM 1 CT 1:0 CT0:0/B (carriage return)
During the assembly, diagnostic and other errors are typed on the tele-
type with the appropriate error flag. A list of these flags is given in
Appendix E.
5. Relocatable Loader
When all or part of a user program is in relocatable format, the
required core assignment is performed by the relocatable loader. The
loader is called in the normal manner using the CLI and/or the image
core loader/writer and prompts the user by typing "RLDR" on the tele-
type when it is ready for a command. When the loader operates on an
assembled program, it converts the binary format to a core image
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format. This format is the one used by the image core loader/writer
and allows the program to be swapped to any memory location that is
necessary. In larger systems, the program may be swapped in core
many times especially if the NOVA were used for multiprocessing. It
is for this reason that the core image format was established.
Basically there are two ways to use the loader. First, if the user
wishes to know where the program will reside in core, he types,
RLDR filename(s) to be loaded Save file established /S $TTO/L
(machine
prompt) , . »r r
' (carriage return)
In using the loader it is always necessary to establish a save file. This
file is extremely useful for a program which will be used more than once.
Once the save file is established, that program complete with subroutines
may be initiated at a future time by merely loading the CLI and perform-
ing the loading function prescribed in Section 2. An example of the
loader operation is:
RLDR CT0:0 CT0:1 CT0:2 CT1:0/S $TTO/L (carriage return)
This command loads cassette drive 0, files 0, 1, 2; establishes a save
file on cassette drive 1, file 0; lists the location of all programs on the















The information contained in this printout is as follows:
1. Three files were loaded as indicated by the three ". MAIN"
2. NMAX indicates the next normal relocatable address available
after the load; in this case it is 000555
8
3. ZMAX indicates the next zero relocatable address available
after the load; in this case it is 000050
8
4. CSZE, EST, SST have no meaning unless a disk type memory
is available.
5. PGT is the name of the program on CT0:0 and it has been
placed starting in location 000440 . Likewise . BIND was on
8
CT0:1 and starts in location 000465 . Finally APUT was on
8
CT0:2 and starts in location 000536 .
8
6. OK indicates that the loading process is completed.
If the user has no need for the core position, he may eliminate that
portion of the printout by simply typing the same command without the
n$TTO/L" at the end.
Additional information on the relocatable loader is contained in




NO INPUT FILE SPECIFIED
NO SAVE FILE SPECIFIED
SAVE FILE IS READ/WRITE PROTECTED
F. GENERAL PROGRAMMING
Reference [D_8] is the primary source for information on program-
ming the NOVA computer. The following are some programs which the
author used for machine checkout and familiarization. These programs
highlight the major portions of the system which are directly applicable
to digital control.
The first step was to become familiar with the subroutines supplied
by Data General which have possible application to control problems.
These are listed in Appendix F.
Next, a communications link between the computer and the teletype
was established. This link must be bi-directional; therefore two sub-
routines were written. The first routine is called AGET and is used
to read a character or number from the teletype into AC0 and echo that
same character or number back to the teletype. Bit 8 of the word is
masked out since it is not used by the computer and can cause some




























MASK OUT BIT 8
RETURN
The second routine, called APUT, is used to output a character or
a number to the teletype followed by a carriage return and line feed.
The carriage return is initiated by the receipt of a null for output. The
output is through AC0. The routine is listed below:
;OUTPUT TO TTY. WITH LF AND CR.












;ASCII CODE FOR CR























The first program written was to simply add two numbers, convert








LOAD AC1 WITH X VALUE
LOAD AC2 WITH Y VALUE
ADD AC2 TO AC1, RESULTS IN AC1











This program highlights some of the linking considerations which must
be made in order to successfully combine programs. First the pro-
gram name (PGM) is declared as an entry point so that a return can be
made by the subroutines. Next the binary to decimal routine (.BIND) and
the teletype output routine (APUT) are declared as normal external
names. The address of APUT is placed in location 00041 because
8
.BIND makes an indirect jump through this address. Finally, the ad-
dress of . BIND is assigned to the name BINDE. In this way, the Jump
Subroutine Command (JSR) jumps indirectly through BINDE to the loca-
tion of . BIND. This is not the only method for linking programs but by
adhering to the following rules, very few problems were encountered.
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1. Declare the program name as an entry point.
a) Some programs may use more than one entry point so
include all the points whether you intend to use them or
not.
2. Declare all other programs and subroutines as normal ex-
ternals whether the link is directly from the main program or
only between secondary programs.
3. Assign the name of secondary programs and subroutines




The next program to be written was to test the operation of the
real time clock. The test procedure is to establish a number (400 )
8
and then to subtract one from it and write the result on the teletype in
decimal. The consecutive subtractions were to take place every 10






































PLACE X IN AC2
ADD X TO 400
SAVE RESULT
JUMP TO CONVERSION AND OUTPUT
LOAD DELAY COUNT
SAVE COUNT
LOAD HZ1 IN AC0
START REAL TIME CLOCK
WAIT FOR FIRST CLOCK PULSE
DECREMENT COUNT BY 1,
SKIP IF RESULT ZERO
RESTART CLOCK









The major points in this program are those involving the operation of
the clock. The DOAS 0, RTC command loads the contents of AC0
into buffer A and then starts the clock. In this case, the clock fre-
quency called for is 10 Hertz. The clock frequency selected in the
program gives an output pulse every 0. 1 sec. These pulses decrement
a counter which is initialized to 100 (144 octal). When the counter is
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zero, 10 seconds have elapsed and the program is restarted. During
the execution of this program it was found that the time duration between
outputs was nearly 11 seconds. This is attributed to the amount of
computations between the initiation of the program and the start of the
delay sequence. That is, the first six instructions in the main and the
time required for .BIND and APUT. APUT requires some time due to
the slow reaction of the teletype and . BIND is fairly lengthy. Compen-
sion for this delay can be made by adjusting both the clock frequency
and the delay count.
One final item should be mentioned at this time. Throughout the
previous programs, various names have been used for constants and
indirect addresses. The use of a name is restricted if the assembler
recognizes it as a special command used in a number of different
operating systems. These names are listed on system parameter tapes
and have been compiled into one listing and placed in a binder. The
user should familiarize himself with this listing to avoid assembly
errors caused by using restricted names.
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III. DATA ACQUISITION AND DISTRIBUTION
A. INTRODUCTION
Chapter 2 provided some information on the computer, but this is
only half of the system. In this chapter, consideration is given to the
devices used to transform analog information into a digital word and
vice versa. In the past, this task was accomplished by the use of ex-
ternal equipment which was comparable in size to the computer itself.
But with recent strides in LSI, manufacturers are beginning to market
multichannel A/D and D/A equipment small enough to be placed inside
the computer mainframe and mounted on a general purpose interface
board.
The initial considerations were that of resolution, speed and size.
With these specifications set, the devices were selected and the inter-
face problem began. Interface considerations were very detailed and
required a thorough understanding of the interface equipment and the
devices to be adapted. Of the devices, the A/D converter is most
complex, and this chapter presupposes a certain knowledge of this
process. A more fundamental approach to A/D and D/A conversion
is contained in Appendix B.
B. RESOLUTION AND SPEED COSTS
When developing a system, one of the major parameters is the
cost of resolution. As the graph of Figure 3. 1 shows, costs rise
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fairly slowly up to 12 bits. Above 12 bits, however, they rise rapidly.
The price of a 14-bit system is 70% higher than the 12_bit system. A
12-bit system provides a reasonable compromise between resolution
and cost, and most physical parameters can be covered adequately by
a 12_bit converter. In fact most transducers are hard pressed to
achieve linearity better than 0. 05%, and a 12_bit system corresponds
to 0.012%. It is estimated that the 12_bit converter can cover 80% of
the applications that exist today and that most of the others can be











Figure 3. 1 Relative Cost vs Resolution
16
The same sort of reasoning applies to speed. Here the breakpoint
occurs at about 100KHZ. Above this frequency an increase in through-
put rate becomes quite expensive. Of course this might be justified,
but only if the high data rate can be used. For example, if the computer
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takes 20 usee to make a conversion, then the system takes 30 usee for
each data point. If the speed of the front end were doubled, only an
overall speed increase of 16. 7% is gained. On the other hand, if the
computer can operate in the direct memory access (DMA) mode, it
might make sense to increase the speed of conversion since DMA might
lower the memory access time to about 2 usee.
For automatic control problems, a 12 -bit converter is completely
reasonable. The linearity is well within any normal transducer range
and if a limit of +10 volts is placed on the inputs, the least significant
bit (LSB) corresponds to +0. 0048V which is well below the minimum
response voltage of most analog amplification devices. The speed of
the device is based upon the smallest time constant that is expected
to be encountered in the control system. Since most of these systems
are slow from an electronic standpoint, only a 50KHZ throughput was
considered necessary.
C. THE INTERNAL ANALOG PERIPHERAL
Advances in semiconductor technology have brought about the option
of building the entire acquisition system in a single package small
enough to fit onto the interface board found in most minicomputers.
This approach saves both money and space. Costs are saved by the
elimination of a separate chassis, power supply, and interconnecting
hardware. Also, cabling is eliminated. It is possible to save money
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by eliminating the need for a separate power supply since a solid state
system shouldn't draw more than about 500mA at 5-volts.
A final reason for going the built-in route is reliability. Connectors
are normally the weakest link in any electronic assembly, so by eliminat-
ing them we should be able to improve the reliability of the system.
Of course, there are some problems associated with the built-in
peripheral. The main one is having an analog device working in a digital
environment. There are three major sources of noise in a computer:
high frequency clocks, the common for the 5 -volt power supply, and
magnetic core. Of these, clock and memory noise can be averted by
shielding the system (i. e.
,
placing it in a metal can). The noise on the
5-volt power supply line is somewhat more difficult to reduce. For
example: a 2. 5-volt change in 10 nanosec will couple a 25-millivolt
error spike onto an analog input line if the two lines only have a
1
-picofarad capacitor between them, and if the source impedance of
the analog signal is 100 ohms. Higher source impedance and higher
capacitance make the problem worse.
The major way to reduce power supply noise is to make analog
runs as short as possible. Analog lines should be routed away from




D. GENERAL INTERFACE EQUIPMENT
The general interface boards supplied with the computer include
all possible options for the interfacing peripheral devices. The options
used in this application are shown in Figures 3. 2 through 3. 5.
Figure 3. 2 is the data bus control circuit. It is a bi-directional
circuit which handles data flow between the processor and the peripheral.
Input data is placed on the nand gate input pins and transfer to the proces-
sor is controlled by the OR gate U2 8. Output data is placed on the bus by
the processor and is available at the output of the inverters.
Figure 3. 3 is a simplified schematic of the control signal inverters.
Input transfers are initiated by the DAT1A, DAT1B and DAT1C control
lines. Output transfers are initiated by the DATOA, DATOB, and DATOC
control lines. Additional information on these and the other control
signals is contained in Appendix C. Each inverter is controlled by the
device select line. This inhibits the control signals unless the device
on that board has been previously selected.
Figure 3.4 is the device select circuit. It is a six-input nand gate
which may be strapped so that it responds only to the device code that
corresponds to the device on that interface board.
Figure 3. 5 is the Done and Busy flipflop control circuit. The
sequence of operation of these flipflops was discussed in Chapter II.
Either the 10 Reset pulse of the CLEAR pulse will place the device in
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Figure 3.5 DONE and BUSY Flipflop Control
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mode. SELD and SEL.B are the signals sampled by the processor to
obtain the device status.
Detailed schematics of the above interface circuits is contained in
Reference [D_l].
E. THE DT 1620
Upon reviewing the market for an A/D converter which would meet
the previously stated requirements, one device in particular appeared
to be more than adequate. This was the DT 1620 which has a throughput
rate of 50KHZ. It is produced by Data Translation, Inc.
This module is used for high speed data acquisition. Essentially,
it consists of a sixteen-channel multiplexer front end feeding a differen-
tial amplifier. The output of the differential amplifier is input to an
integrator used as a sample and hold device. Finally, the held signal
is fed to a 12_bit A/D converter. A logic programmer is used to pro-
vide the timing signals for control of the entire module. A simplified
































Figure 3.6 DT 1620 Simplified Schematic
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1. Multiplexer and Differential Amplifier
The multiplexer is available either in single ended or differen-
tial configuration. The choice of these two modes is dependent upon the
common mode current. Common mode current normally becomes a
problem when measuring voltages which are referenced to different
commons. Referring to Figure 3.7 the common mode voltage, V
that the differential amplifier sees is represented as a voltage source







Figure 3.7 Common Mode Voltage Model
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The problem created here is that the common mode current passing
through the signal source resistance R causes a voltage drop that does
s
not exist on the signal LO. If R is small (10-20 ohms), the voltage
s
error is negligible, but if the signal sources have different common
mode voltages the single ended MUX creates a problem since all signal
commons must be tied together as shown in Figure 3. 8.
Figure 3.8 Single-ended Input Mux
To alleviate this problem, the multiplexer can be ordered in the dif-
ferential mode. This is shown in Figure 3. 9.
The differential amplifier can reject the common mode voltage
because both the HI and LO side of the signal are switched into the
amplifier. This reduces the number of channels available from 16 to 8,







Figure 3. 9 Differential Input Mux
The differential amplifier has an offset of +5mV which can be adjusted
out when using the complete data acquisition function. The input may be
ordered split from the multiplexer so that a switched gain amplifier or
log amplifier can be inserted.
The multiplexer is controlled by strobes A and B. Two strobes are
used so that the multiplexing operation can be inhibited if need be. Once
a strobe is received, the multiplexer will do one of the following:
a. Clear to channel if Clear Enable is LO, regardless
of the state of Load Enable.
b. Advance to the next channel if Load Enable is HI and
Clear Enable is HI.
c. Select the address at A,-A
fi
if Load Enable is LO and
Clear Enable is HI.
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If all multiplexer channels are not used, the MUX can be reset
at a predetermined address by using a NAND gate with inputs of A -A
The strobe command initiates a signal which times out a period
of time sufficient to allow the MUX and Sample and Hold to settle the
input signal to sufficient accuracy (.01%) to allow the A/D conversion.
This signal may be used to indicate when settling has occurred and may
be used to start an A/D conversion.
2. The Sample and Hold Circuit
The S/H circuit is a true integrator. The settling time for
the MUX and S/H is 7usec. The S/H is normally in the Hold mode, but
when the strobe command appears it switches to Sample. It returns to
Hold after the settling time is completed. The aperture uncertainty is
less than 10 nanosecs.
3. 12-Bit A/D Converter
The module uses a 12_bit successive approximation converter.
The converter is triggered immediately after the S/H has settled. The
data remains stored until the next conversion is initiated.
Three different codes may be obtained from the converter by
use of either MSB or MSB. Using MSB yields One's complement code.
Using MSB provides straight binary coding for Unipolar signals and
Offset Binary for Bipolar signals. Figure 3. 10 shows the input voltage































Figure 3. 10. DT 1620 Output Coding
4. Special Options
The DT 1620 was ordered with the following special options:
a. SG
This option allows the input to the differential amplifier
to be split with the leads placed on external pins 11U,
11L, 17U and 12L. With this option, the user can insert
a switched gain or log amplifier if required.
b. BR
This option allows the maximum input voltage range to be
+ 10. 24V. This gives the flexibility of adapting the con-
verter for even binary ranges if desired. The converter
may also be adjusted for a +_10. 00V range.
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Additional information on the DT 16XX series is contained in Ref-
erence [A_ 1].
F. THE DT 212
Along with the DT 1620, Data Translation also produces a device
used for computer control of oscilloscopes. The device has two chan-
nels of D/A conversion and numerous mode options which can be used
in numerous applications including X-Y plotter and strip chart control.
Each module contains two 12-bit D/A converters, two input stor-
age registers, two power amplifier outputs which can drive normal
loads through up to 50 ft of coaxial cable, and four selectable modes for
external control. A simplified schematic is shown in Figure 3. 11.
Mode bit •



































Figure 3. 11 DT 212 Simplified Schematic
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Referring to the schematic, the normal sequence of operation is to
select either the X or the Y output channel with the X-Y select bit and
then to strobe in the data which is accepted only by the storage register
on the selected channel.
G. INTERFACE CONSIDERATIONS
The general interface board is designed to service one device;
but to reduce the space needed for the applications, both the A/D and
D/A converters were placed on one board. This is possible because
only the A/D converter requires use of the DONE and BUSY flipflops.
The D/A converter merely processes the data word presented to it
when it is strobed and has no substantial time delay that requires the
processor to wait for completion of the conversion. There are three
other major interface considerations. These are device selection,
implementation of the proper control signals, and setting the DONE
flipflop at the end of an A/D conversion.
1. Device Selection
Referring to Figure 3. 4, the device selection circuit is a
six-input nand gate. The inputs are strapped as follows:









When the nand gate is strapped in this manner, the device select
signal will go HI when either code 21 (A/D converter) or code 23
(D/A converter) is presented on lines DS0-DS5. The output function is
then:
DEVICE SELECT = DS2 1 + DS 23
To separate the two signals, the following circuit shown in Figure 3. 12






Figure 3. 12 DEVICE SELECT Separation
The above circuit functions because the only difference between the
two codes is the signal on DS4. When this signal is HI, and DEVICE
SELECT is HI, code 21 has been called. When the signal is LO and
DEVICE SELECT is HI, code 23 has been called.
2. Control Signals
There are five separate control signals that flow from proces-
sor to the interface board. They are:
a. A pulse to reset the DONE flipflop indicating that the
A/D converter has started a conversion.
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b. A pulse to actually start the A/D conversion.
c. A pulse to load the data from the A/D converter onto the
data lines.
d. A pulse to enable the selection of the X or Y channel of
the D/A converter.
e. A pulse to enable the actual D/A conversion.
Referring to Figure 3. 3, all control signals are enabled by the DEVICE
SELECT signal. Since this signal is HI for the selection of either
device, two possibilities exist for separate control of each device.
These are:
1. AND the control signal with the previously separated
device selection signals
2. Use a different control signal for each device
Since the first alternative involves considerable additional circuitry,
the second method was chosen.
a. DONE Flipflop Control
The DONE flipflop is reset by the STRT pulse. This
requires that the pulse to start the A/D conversion
originate from an instruction which has an "S" suffix.
b. A/D Converter Control
The DATOC signal was chosen to start the A/D conversion.




where: A is the accumulator which holds
the channel address of the multi-
plexer,
c. Data Bus Control
The DATIC signal was chosen to strobe the converted data.
onto the data lines when the processor calls for a data
word to be input to an accumulator. The corresponding
instruction is:
DIC A, 21
where: A is the destination accumulator for
the converted data
d. D/A Channel Selection
The DATOB signal was chosen to enable the channel selec-
tion of the D/A converter. The corresponding instruction
is:
DOB A, 23
where: A is the accumulator which contains
"0" for X channel and "1" for
Y channel
e. D/A Conversion Enable
The DATOA signal was selected to strobe the data from





where: A is the accumulator which con.
tains the data word to be converted.
A timing diagram for the control signals is shown in Figure 3. 13. A

















Figure 3. 13 Relative Timing Diagram
For Programmed Transfers
3. Setting the DONE Flipflop
The signal used to set the DONE flipflop, the indication that
the A/D has completed a conversion, is EOC (Pin27L). This signal
goes high when the A/D is triggered, which is approximately 7 usee
after the command to start the conversion has been given. The time
delay is used by the MUX to sample a chosen signal. EOC remains
high until the A/D conversion is completed and then goes low. The
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point of difficulty here is the length of time that EOC remains low.
In its present form, it is low when the next sample command is given.
Since the START pulse is part of the sample command and occurs
prior to the MUX setting (7 usee), the STRT control signal tries to
reset the DONE flipflop while the EOC signal holds it set. This causes
the DONE flipflop to remain set and when the processor samples the
flipflop to determine the state of the device, the indication is that it is
prematurely done.
To alleviate this problem, it was decided to shorten the width
of the EOC signal to approximately 2 usee. This insures that the con-
dition defined above does not occur. An N74123 Monostable Multi-
vibrator was used as a pulse shaper. The device connection is given
in Appendix D.
Another interface consideration was that the output of the other
interface options is in parallel with the pins to be used for input data.
These options are not needed in this application but would be required
if DMA were incorporated into the board. For this reason the etched
connections were opened slightly to break the electrical connection.
If DMA is needed in the future, reconnection of this device could be
easily performed.
Finally, the A/D system produces a 12 -bit word. The data
bus allows for a 16-bit word transfer. To avoid the possibility of
sending erroneous information to the processor on the unused lines,
the inputs to these lines were placed at digital ground.
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H. CALIBRATION OF THE A/D AND THE D/A CONVERTERS
1. A/D Converter
Calibration of the A/D converter must be performed by plac-
ing the interface board on an extender board. The computer must be
turned on to supply the necessary power but no computer operation is
required.
The A/D converter is placed in a freerun mode by inserting
a jumper between the End of Conversion (pin 27L) and Strobe A (pin
24U). In this configuration, the converter runs at its maximum through.
put rate without the processor (50 kHz). Clear Enable (pin25L) is then
placed at digital ground to force the continuous selection of channel 0.
A voltage of -0. 0024V is placed on the channel input. This
is the point where MSB is just turning off and all other bits are just
turning on. MSB is monitored on an oscilloscope and the offset pot
(on the module nearest the computer) is adjusted until the MSB is on
50% of the time.
A voltage of -9. 9976V (-10. 2376V for +10. 24V operation) is
applied to the input pins of channel 0. At this point MSB is on, bits
1-10 are off, and LSB is switching between on and off. The LSB is
monitored on an oscilloscope and the range pot (on the module, away
from the computer) is adjusted until the LSB is on 50% of the time.
2. D/A Converter
Calibration of the D/A converter may be performed without
the use of an extender board. The XO, XG, YO, YG potentiometers
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are placed on the interface board to be fully accessible from the
exterior of the mainframe.
Calibration Procedure:
a) Place 00000 in AC0
b) Place 03777 in AC1
c) Place 62023 in location 00400
d) Place 65023 in location 00401
e) Execute instruction in location 00400
f) Monitor X channel output on DVM and adjust XO
for minimum reading
g) Execute instruction in location 00401
h) Adjust XG for +10 volts
i) Place 00001 in AC0
j) Execute instruction in location 00400
k) Monitor Y channel output on DVM and adjust YO for
minimum reading
1) Execute instruction in location 00401
m) Adjust YG for +10 volts.
I. SYSTEM PROGRAMMING
In Chapter II some general programs were introduced to illustrate
the capabilities of the computer as it comes from the manufacturers.
Consideration is next given to the modifications which must be made
in order to operate it as a controller.
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The firsl consideration is that the computer with a Limited amount
of core of 8K is not capable of operating on floating point numbers.
Each word contains five digits and therefore gome convention had to be
made to convey the information as an integer. In section E of this chap-
ter it was noted that the DT 1C2 could be adjusted for either HO, 00V
or +10. 24V operation. For the purpose of the first few programs,
assume that the converter is adjusted for a 410.24V input.
The convention used was to represent +10.24 by +10240 and to
remember that the last three digits are to the right of the decimal. The
converter has twelve bits and therefore can represent a decimal equiva-
lent of +2047. The approach used was to multiply this number by five
and then add five to the result for positive numbers and just multiply
by five for negative numbers to give a result of +10240 decimal. This
introduces a maximum offset error of +00005 for voltages near zero and
directly corresponds to 5 millivolts. It was felt that this amount of
error should cause little trouble, but the operator should realize that
the accuracy of the output will be +0. 005 volts. The following program





FOR OUTPUT OF +- 10. 24 VOLTS
.ENT .MAP
.NREL
.MAP: SUBO 0,0 ;CLEAR AC0
STA 1,INT1 ;SAVE DATA
LDA 2, MSK1 ;LOAD AC2 WITH MASK1




JMP .+6 ;JUMP IF DATA POS
LDA 1,INT1 RESTORE DATA
LDA 2, MSK2 LOAD MASK2 IN AC2
ADD 2,1 MAKE DATA NEG
NEG 1,1 FORM ABS N IN AC1
JMP .+6 ; JUMP N NEG
LDA 2, OFST ; AC2=5





JMP 0,3 ; RETURN FOR N POS
LDA 2, OFST ;AC2 = 5
MUL AC1 = 5(ABS N)
NEG 1,1 ;RESTORE N NEG






First the input is tested to determine its sign. If it is positive, the
output is 5(N)+5. If it is negative, the absolute value is formed, the
product 5(N) is formed, and the result is made negative. The available
signed multiplication routine could have been used but since the program
is fairly short, it was decided that this procedure would suffice.
Using the previous subroutine, a program was devised to test the
operation of the A/D converter. The process was to measure a voltage,
73

map it to the proper range, convert the result to decimal and output it
to the teletype. The conversion process is initiated by striking any key
on the teletype. The program, called PGT1, is listed below:
. ZREL
. ENT PGT1






















PLACE CHI IN ACO
LOAD ADDRESS /START
CONVERSION
WAIT FOR END OF CONVERSION
LOOP
READ DATA TO AC1
JUMP TO MAPPING SR






In the above program, Channel zero of the A/D converter is called by
placing a zero in AC0 and starting the process with a DOCS 0, 21
command. Code 21 is the A/D converter. The data is read into AC1,
mapped, converted to decimal and then output to the teletype. The
program then sits in a teletype input loop until a key is struck, at which
time the process repeats.
The number conversion previously explained must also be used to
convert input data that is in decimal to the format used by the A/D





DAP was written to make this conversion:
;DEMAPPING SR
;INPUT AND OUTPUT IN AC1
.ENT . DAP
. NREL
.DAP: SUBO 0, ; CLEAR AC0
STA 1, DNT1 ;SAVE DATA
LDA 2 , DMSK ;AC2=DMSK
AND 2, l.SZR ;AND DMSK WITH AC1, SKIP IF ZERO
JMP .+6 ;JUMP IF DATA NEG
LDA 1, DNT1 .RESTORE DATA
LDA 2, DSET AC2=5
SUB 2,1 AC1=N_5
DIV ACl=(N.5)/5
JMP 0,3 RETURN FOR N POS
LDA 1, DNT1 RESTORE DATA
NEG 1,1 FORM ABS N
LDA 2, DSET AC2=5
DIV AC2=ABS N/5
NEG 1,1 RESTORE N NEG





The above program merely performs the reverse of the operation per-
formed by . MAP.
Using the above routine a program was devised to test the operation
of the D/A converter. The procedure was to use subroutine . DBIN to
fetch the number from the teletype and convert it from decimal to
binary, demap to the proper range, and output it to the D/A converter.




















JUMP TO INPUT ROUTINE
JUMP TO DEMAPPING SR
SELECT X CHANNEL
START D/A
JUMP TO START NEXT TEST
. END PGT2
In the above program, conversion is started by the DOC 2,23 command.
Code 23 is used for the D/A converter.
The next phase of testing involved placing the A/D and D/A con-
verter together in the same program. For this and the remaining pro-
grams in this section, the A/D converter was adjusted so the max-
range is +10.00V. Since the maximum range of the D/A converter is
also +10. 00V, no difference in bit weight will exist between input and
output.
The procedure was to sample a signal and output it through the
D/A converter as quickly as possible. In this way the approximate
maximum through-put rate could be ascertained. The program, called
























SELECT X CHANNEL OF D/A




SAMPLED DATA TO AC1
SAMPLED DATA TO D/A FOR OUTPUT
LOOP
Using the above program, a sinusoid was fed to the A/D input and
the sample time was measured. The result was a sample width of
34 usee, which corresponds to a maximum through-put frequency of
29.4 kHz.
The final test was to take the previous program and add the
capability of adjusting the time delay. Since the maximum clock
frequency is 1 kHz the minimum sample time is 1 msec. A program,

























; CONTINUOUS SAMPLING WITH
;ADJUSTABLE TIME RELAY
CLEAR AC0
SELECT CHANNEL X OF D/A
LOAD DELAY TO AC2
STORE DELAY IN COUNT
LOAD CLOCK FREQ CODE IN AC2
START CLOCK FREQ=1KHZ
WAIT FOR CLOCK PULSE
LOOP






LOAD CONVERTED DATA TO AC1
LOAD AND START D/A
RECURSE
In the above program the procedure for establishing the time delay is
the same as was used for the CLOCK TEST. A delay of one will give
a 1-msec sample rate and may be adjusted by changing either the values
of DELAY or HZ1 (the clock frequency) or both.
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IV. SYSTEM OPERATION TUTORIAL
A. INTRODUCTION
This chapter is designed to be used as a tutorial for one to become
familiar with the operation of the Nova computer. The information is
given in a concise form so that the chapter may be used as a quick
reference.
First the turn-on procedure for each device in the system is
discussed. Next, a step-by_step procedure is given for initiating each
of the software routines discussed in Chapter II along with a sample
programming sequence for this utilization.
Finally, a programmed teaching sequence is offered to help the
user to become proficient in using the computer in the most expedient
manner. The procedure is designed to be initially used in order, but
after the user has gone through the sequence once, each section may be
used as a refresher on a particular utility routine.
B. MACHINE OPERATION
1. Turn On
a. Computer - The power switch is on the left side of the front
panel and has three positions: OFF, ON, LOCK. The lock position in-
hibits control by the operator from the front panel. The ON position
allows front panel control. The ON position is normally used.
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b. Cassette tape deck - The power switch is on the upper right-
hand corner of the deck and has three positions: OFF, REMOTE, LOCAL.
In REMOTE, power is controlled by the computer power switch. In
LOCAL the power is applied directly. The REMOTE position should be
used as it allows additional cooling by the fan after power shutoff.
WARNING: When the tape deck is turned on, voltage
spikes are present. Tapes should not be
mounted until after turn on to avoid possible
destruction of data.
c. Teletype - The power switch is located on the front, right-
hand side of the machine and has three positions: OFF, ON-LINE,
LOCAL. LOCAL allows the teletype to be used by itself, such as typing
the contents of a paper tape. In this position it is not connected to the
computer. The normal position is ON-LINE .
d. Paper Tape Reader - The power switch is on the front of
the reader and has three positions: START, STOP, FREE. The FREE
position allows the tape to move freely through the sprocket to check
alignment. The START position starts the tape if the teletype is in
LOCAL mode and places the reader under computer control if the tele-
type is in ON-LINE.
e. Paper Tape Punch - ON and OFF are buttons on the panel.
When the ON button is depressed, data that is received by the teletype
from the computer will be punched on a paper tape.
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2. Loading the image core loader/ write r
a. Set 100034 on the data switches. This indicates a high
speed device with code 34 which is the tape drive 0.
b. Place the master tape on tape drive and rewind.
c. Momentarily depress STOP and then RESET.
d. Momentarily push the Program-load switch up.
e. When computer stops, put data switch down and
momentarily depress CONTINUE.
f. Computer will respond with "#" when load is complete.
3. Loading the CLI
a. Load the image core loader/writer.
b. After "#" response, type 1 and carriage return.
c. Computer will respond with "R" when load is complete.
4. Restarting the image core loader
a. Set 017777 in the data switches.
b. Momentarily push RESET and then START.
c. Computer will respond with "#" when load is complete.
5. Loading the Text Editor
a. Load CLI, type EDIT and carriage return,
OR
b. Load image core loader, type 2 and carriage return.
6. Loading the Assembler
a. Load CLI, type ASM and carriage return,
OR
b. Load image core loader, type 3 and carriage return.
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7. Loading the Relocatable Loader
a. Load CLI, type RLDR and carriage return,
OR
b. Load image core loader, type 4 and carriage return.
8. Sample Procedure
a. Turn on machine.
b. Load image core loader/writer.
c. Load text editor.
d. Build/correct program and place it on tape.
e. Load assembler.
f. Assemble program with binary output to a second tape.
g. If no diagnostics, load relocatable loader; otherwise
go to d above.
h. Load binary program and establish a save file on a third
tape.
i. Execute program.
The program is now in three forms on three different tapes. The save
tape is all that is needed to use the program at a future time. It contains
the main program and all subroutines on one file and is in relocatable
binary form. The source tape should be saved in case the save tape is
damaged. The binary tape may be saved as the user wishes.
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4. Type "TIT .
The editoi

5. Type the following message:
I(TAB) THE NOVA COMPUTER IS A 16 BIT
(carriage return) WORD LENGTH MACHINE WITH
FOUR (carriage return) WORKING ACCUMULATORS,
(carriage return) $$
6. Mount a scratch tape on cassette drive 1
7. Check the message by typing B$T$$
8. Place the message on the scratch tape by typing
GWCT1:0$B$P$GC$$
9. Clear the text editor buffer by typing 999K$$
The buffer may be checked by typing B$T$$;
No message will be printed.
10. Read the message back into the buffer by typing
GRCT1:0$Y$$
11. Type out the buffer by typing T$$
12. Use the commands listed in Reference [D-4] to change
the message and type out either a line or the entire buffer to check the
result.
13. When you are familiar with the commands type H$$
to return to the loader mode.
It is important to realize that once the text editor
mode is left, the buffer is destroyed, so after
writing or altering a program, remember to save
it on a scratch tape.
5. Assembler
a. Read Reference [D-5], exclude pages 38-40
b. Read Reference [D-6], exclude Appendix A
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c. Read Chapter II, Section E-4
d. Exercise for using the Assembler
1. Perform steps 1-4 of Text Editor exercise
2. Type, on the teletype, a copy of the program entitled
PGM in Chapter II and place it on a scratch tape on cassette drive 1,
file
3. Place 17777 in the data switches
4. Depress RESET and then START
This will place the computer in the loader mode
5. Type "3 (carriage return)"
This will load the assembler which will respond with
"ASM"
6. Remove the master tape and place another scratch
tape on drive
7. Type "ASM CT1:0 CT0:0/B $TT0/L (carriage
return)"
a. The computer will output a listing of the assembled
program and produce a binary output on tape dive 0, file
b. Save this tape for the Relocatable Loader exercise
8. Repeat steps 3 through 7 but use a program of your own.
The first attempt at programming should produce some





a. Read Reference [D_7], excluding Section 1
b. Read Chapter II, Section E-5
c. Exercise for using the Relocatable Loader
1. Mount the master tape on drive and the binary tape
of PGM produced in the Assembler exercise on tape drive 1
2. Load the Command Line Interpreter
3. Remove the master tape and replace it with the tape
containing the assembled . BIND and APUT subroutines
4. Type "XFER CT0:0 CT1:1 (carriage return)"
This places the assembled .BIND subroutine on
drive 1, file 1
5. Type "XFER CT0:4 CT1:2 (carriage return)"
This places the assembled AGET subroutine on
drive 1, file 2
6. Remove the subroutine tape from drive and replace
it with the master tape
7. Type "RLDR (carriage return)"
This places the computer in the Relocatable Loader
mode. The computer will prompt "RLDR" when the
load is complete. _
8. Remove the master tape and replace it with another
scratch tape




The computer will type the listing on the teletype,
load the program starting in location 00440, and
produce a save file consisting of the main program
and the subroutines
10. To start the program set 00440 in the data switches
and depress EXAMINE and CONTINUE
The sum of the number X and Y (i. e. , 11) will be
output on the teletype
11. Change the numbers X and Y
a. Set the location of X in the data switches and
depress EXAMINE
b. Set the binary equivalent of the new numbers on
the data switches and depress DEPOSIT
c. Repeat (a) and (b) for Y and restart the program
as in (10)
12. The save file is all that is needed to initiate the pro-
gram at a future time. To investigate this, perform the following steps:
a. Load the Command Line Interpreter
b. Place the save tape on drive 1
c. Type "CT1:0 (carriage return)"
The program will be loaded and can be started
as before
13. Note: If the main program (PGM) had been the last one
placed on the save file while in the relocatable loader mode, the program
would start automatically when loaded.
This may be done by reentering the relocatable loader
mode and reconfiguring the save tape with the subroutines loaded first
and the main program loaded last.
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V. EXAMPLE CONTROL PROBLEMS
A. INTRODUCTION
To demonstrate the use of the Nova as a digital controller, a con-
tinuous plant was simulated on the Miniac analog computer. The first
concept to be demonstrated was that in any sampled data system the
step response tends to show increased overshoot and settling time as
the sampling period becomes large. To show this the system in
Figure 5. 1 was connected and the program called SNDT was used to







Figure 5. 1 Example Control System
Figure 5.2 shows a comparison of the system step response for sample
times of 1 sec and 2 sec with that of the continuous system. As expec-
ted this figure shows that care must be taken when applying digital




To perform a more complex control of the system a general pur-
pose routine was developed for the computer. This routine must per-
form three distinct functions: 1) synchronize the digital and analog
computers in time, 2) solve a recursion equation, and 3) control the
sample time.
1. Computer Synchronization
The analog computer used produces a 5 -volt pulse for the
duration of its operation. This pulse is sampled by the program so
that the digital and analog starts coincide.
2. Generation of the Recursion Equation
In general, the Z transfer function of the controller for the
system is,
D(Z, = C2 + °3 Z
Ei (Z) l + Cl Z- 1
This corresponds to the time domain representation:
e2(K) - -C
1
e2 (K-l) + C^e^K) + C 3 e 1 (K-l)
where: e?(K) is ^e generated control signal
e2 (K-l) is the control signal generated at the previous
sample time
e,(k) is the sampled error signal
e^K-l) is the error signal sampled at the previous
sample time




3. Control of the Sample Time
The sample time is controlled in much the same manner as
was done in the clock test and in program SNDT. One added considera
tion is the time required for computation. Appendix G contains the
times required for each type of instruction. These were added to the
sample time required to give the total sample time. The constant
DELAY was then adjusted to compensate for this generated error.










































SAMPLED DATA TO AC1















LDA 0,MSK2 AC0 =MSK2
SUB 2,0,SNR CHECK DATA FOR l'S COMP
ZERO
SUBO 2,2 CHANGE TO 2'S COMP ZERO
LDA 0, MSK3 AC0 =MSK3
AND 2, O.SNR CHECK FOR 12 BIT NEGATIVE
DATA
JMP . +3 JUMP IF DATA POSITIVE
LDA 0, MSK4 AC0 =MSK4
ADD 0,2 CHANGE 12 BIT NEG DATA TO
16 BIT NEG DATA
SUBO 0, .CLEAR AC0
STA 2, E1K .SAVE E1(K)
LDA 1, GAIN1 ;AC1 = GAIN1
JSR @. MPYE ;AC0-1 = GAIN1*E1(K)
LDA 2,HND
JSR @. DIVE ;NORMALIZE
SUBO 0, .CLEAR AC0
STA 1, GE1K ;SAVE DATA
LDA 2, E1K1 ;AC2 = E1(K-1)
LDA 1, GAIN2 ;AC1 =GAIN2
JSR @. MPYE ;AC0-1 = GAIN2*E1(K-1)
LDA 2,HND




ADD 2,1 ;AC1 = GAIN1*E1(K) +GAIN2*E1(K
;
+GAIN3*E2(K-1)
STA 1, E2K1 ;E2(K) BECOMES E2(K-1)
DOA 1,23 ;OUTPUT E2(K)
LDA 1, E1K ;AC1 = E1(K)





























First, all save addresses for intermediately generated data are
cleared and the output of the D/A converter is set to zero volts. Then
the signal on channel 1 is sampled and tested to see if it is greater
than 2.5-volts. This signal is the control signal generated by the
analog computer previously discussed. If the signal is less than 2.5-
volts, it is sampled and tested again. This process continues until the
5-volt pulse is present at which time the problem starts.
After the program starts, channel is sampled and becomes
E (K). In generating E2 (K), the following programming points should
be noted:
1. When a negative voltage is sampled, the MSB of the A/D con-
verter is a 1. But when this digital word is read into the computer,
the MSB becomes Bit 4 of the computer word which is recognized as a
positive number. To compensate for this problem, the MSB is tested
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and if it is 1, Bits 0-3 of the computer word are also set to 1. The
computer recognizes this as a proper negative number. This was not
done when the start pulse v/as sampled because a prior measurement
indicated that this signal was never negative.
2. The A/D converter is a l's complement device and the com-
puter is a 2's complement machine. Since a zero for the A/D converter
may be 7777 or 0000, the condition may exist where all bits in the com-
puter word are l's. This is an improper condition for the computer
and therefore if 7777 is input to the processor, it is immediately set to
0000.
3. The gains are floating point numbers accurate to two decimal
places. Since only fixed point numbers can be used, the gain multiplied
by 100 is used and the result is divided by 100. The remainder of the
division in AC0 is discarded.
4. The multiplication and division instructions may involve nega-
tive numbers so the manufacturer supplied signed number routines
(,MPY and . DIV) were used. These routines were modified by replac-
ing the JSR instruction within each of them by the MUL and DIV
instructions. These routines were designed for machines which do not
have hard-wired multiply and divide instructions but with the above
modifications, the routines performed satisfactorily.
5. After a division is performed the remainder resides in AC0.




After e (K) is generated both e (K) and e,(K) are shifted in time.
2 2 1
That is, they become e2 (K-l) and e, (K- Irrespectively and are used
in the next sample period.
Finally the timer is used to generate the required delay. In this
case T=l second and the clock frequency is 1kHz. Therefore, DELAY
should be 1000 (1750 o ). Notice that 1740 was used. This is because
o
8 msec of compensation was needed when the instruction execution time
of the program and subroutines was calculated.
With this general program written, two types of problems were to
be solved. These were 1) minimum prototype design and 2) ripple free
(dead beat) design. The plant to be controlled was the same as was
previously used. The continuous system equations are:









The difference equations which characterize the system at the sampling
instants are:
where
















A(l) = |_0. 368


















c(K) - X2 (K)
C. MINIMUM PROTOTYPE DESIGN
The objective of this design is to force the system response to the
final value in as short a time as possible. From theory, [Ref. C-l],
this specific system can reach the final value in one sample time but will
have a great deal of overshoot. The system will pass through the final
value at each sample time. Assuming zero initial conditions and a con-
stant input R, the design procedure is as follows:
At K = 1,
X (1) = 0.632 e2 (0)
X
2





2 (0) = 2.72R
0. 368
XjU) = (0. 632)2. 72R = 1.74R
At K = 2,
X




X,(2) 0.632 1 R







Continuing in this manner we find that
_2
E2 (Z) = 2.72R_2.95RZ"
1
+2. 12R Z~ ... (5-2)
now,
E2 (Z) = D(Z) E
x
(Z)
To find E (Z) we note that
e
1
(t) = r(t) ? c(t)









Ej(Z) = R (5-3)
substituting (5-3) into (5-2) yields
D(Z)=2. 72_2. 95 Z _1 +2.12Z- 2 ...
and in closed form:
D(Z) = 2.72-Z ' = E2(Z)
1+0.717Z- 1 E
X (Z)
which yields the recursion equation
e 2 (K) = 2.72 ei (K)-1.0 e x (K- l)-0. 717e 2 (K- 1)
therefore,
GAIN 1 = 272 = 420
8
GAIN 2 = .100 = 144
g
GAIN 3 = -72 = -110„
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Figure 5. 3 shows the step response of the system and the computed
E? (K) for the above gains. The system passes through the final value
at the beginning of each sample period beginning at K = 1.
D. RIPPLE- FREE (DEAD-BEAT) RESPONSE
The objective of this design is to force the system response to the
final value as quickly as possible and have no overshoot. Again from
theory, this system can satisfy both conditions in two sample periods.
Assuming zero initial conditions and an input of R, the design procedure
is as follows
:
The system response after two sample periods is:



























(l) = 0. 58R
placing this in a Z transform format












ei (l)=R-C(l)=R-X2 (l) (5_4)





(l) = (0. 368)e (0)
= (0.368) 11.58R)
= 0. 582R
Substituting into equation (5-4) we have
e
1




> = 1.58-0.58Z- 1
E
l (
z ) 1+0. 418Z- 1
which yields the recursion equation:
e
2







GAIN 1 = 158 = 236
o
GAIN 2 = _58 = -72_
o
GAIN 3 = -42 = -52
Figure 5. 4 shows the step response of the system and the computed
e
2 (K) for the above gains. The system reaches the final value in two





































































The substance of this project was to design, build and demonstrate
a basic digital control system using a general purpose digital mini-
computer as the main computational element. To this end, the project
has been completed, but the possibilities for expansion and refinement
of the system are numerous. Before discussing some of these an evalua
tion of the system elements is in order.
A. EVALUATION OF THE NOVA COMPUTER
The computer is adequate as far as a computational machine but
is not oriented to user operation. That is, much of the time required
to set up a control problem is spent in learning the operation of the
computer, the tape filing system, and the mnemonic language. Un-
fortunately, the 8K of core available is insufficient to support a resident
operating system and a compiler for a higher level language. The in-
frequent user, although experienced in large general purpose computers
and having programmed in a higher level language such as FORTRAN or
BASIC, must be constantly aware of the functional characteristics of the
operational hardware. This detracts from the essence of the control
problem by introducing many operational details which can only be
learned after acquiring many hours of experience. This is the major
weakness of the system.
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B. EVALUATION OF THE A/D CONVERSION EQUIPMENT
The DT1620 performed extremely satisfactorily. Manufacturer
support in the way of reference material supplied and response to
queries was exceptional. The module represents a high quality, preci-
sion device with numerous options so that it may be applied to almost
any conceivable data acquisition problem. The speed of the DT1620 is
not acceptable for the high resolution requirements of communication
equipment, but the DT16XX series can have a throughput rate as high
as 100KHZ. This coupled with a DMA system where the memory access
time is approximately 2usec would realize an overall maximum sampling
rate of 83. 3KHZ which is capable of providing high resolution sampling
of any real system. The DT1620 when coupled with DMA will provide
a maximum sampling rate of 45. 5KHZ which is adequate for control
systems.
C. EVALUATION OF THE D/A EQUIPMENT
The DT212, although not specifically designed for the purpose used,
allows for a great deal of flexibility. The additional circuits which
would have normally been used for oscilloscope control can be used as
system start/stop pulses if required and if display of stored data is
needed, the module can control most display devices.
D. EVALUATION OF THE SYSTEM
The overall system operated as expected. The interface of com-
ponents was fairly direct and did not require a great deal of additional
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logic to be added to that which was already present on the general
interface board. The major deficiency of the system at this time is the
lack of computer core and the resulting problems which were previously
discussed.
E. RECOMMENDATIONS FOR EXPANSION
1. To improve the system capability an additional 24K of core is
advised. This would give a total of 32K which is the minimum for in-
corporating a resident operating system and FORTRAN compiler. For
a fully capable system the installation of a disk system is advised. This
would allow the user to operate in FORTRAN, use floating point routines,
and eliminate much of the hands on operation.
2. The final recommendation is to improve the software of the
operating system. This includes the following specific items:
a. Reprogram the use of the real time clock so that it is
incorporated into the computer interrupt system. This will allow the
computer to process instructions during the operation of the sample
timer and eliminate the need for consideration of the error in sampling
time caused by the instruction execution times.
b. Design a software operating system to facilitate operator
interaction with the system. This would include changing the sampling
time, changing control law coefficients, and changing the form of
recursion equation without complete reprogramming of the problem.
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Add the complement of ACS to ACD; use as base
for carry bit; rotate right.
Add the complement of ACS to ACD; use as base
for carry bit; swap halves of result.
Add ACS to ACD; use Carry as base for carry bit.
Add ACS to ACD; use complement of Carry as base
for carry bit.
Add ACS to ACD; use complement of Carry as base
for carry bit; rotate left.
Add ACS to ACD; use complement of Carry as base
for carry bit; rotate right.
Add ACS to ACD; use complement of Carry as base
for carry bit; swap halves of result.
ADDL 103100 Add ACS to ACD; use Carry as base for carry bit;
rotate left.
ADDO 103040 Add ACS to ACD; use 1 as base for carry bit.
ADDOL 103140 Add ACS to ACD; use 1 as base for carry bit;
rotate left.
ADDOR 103240 Add ACS to ACD; use 1 as base for carry bit;
rotate right.
ADDOS 103340 Add ACS to ACD; use 1 as base for carry bit; swap
halves of result.
ADDR 103200 Add ACS to ACD; use Carry as base for carry bit;
rotate right.
ADDS 103300 Add ACS to ACD; use Carry as base for carry bit;
swap halves of result.
ADDZ 103020 Add ACS to ACD; use as base for carry bit.
ADDZL 103120 Add ACS to ACD; use as base for carry bit;
rotate left.









10332C Add ACS to A CI
halves of result.
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COMC 100060 Place the complement of ACS in ACD; use comple-
ment of Carry as carry bit.
Place the complement of ACS in ACD; use comple-
ment of Carry as carry bit; rotate left.
Place the complement of ACS in ACD; use comple-
ment of Carry as carry bit; rotate right.
COMCS 100360 Place the complement of ACS in ACD; use comple-
ment of Carry as carry bit; swap halves of result.
COML 100100 Place the complement of ACS in ACD; use Carry as
carry bit; rotate left.
COMO 100040 Place the complement of ACS in ACD; use 1 as
carry bit.
Place the complement of ACS in ACD; use 1 as
carry bit; rotate left.
Place the complement of ACS in ACD; use 1 as
carry bit; rotate right.
COMOS 100340 Place the complement of ACS in ACD; use 1 as
carry bit; swap halves of result.
COMR 100200 Place the complement of ACS in ACD; use Carry
as carry bit; rotate right.
COMS 100300 Place the complement of ACS in ACD; use Carry as
carry bit; swap halves of result.
COMZ 100020 Place the complement of ACS in ACD; use as
carry bit.
COMZL 100120 Place the complement of ACS in ACD; use as
carry bit; rotate left.
COMZR 100220 Place the complement of ACS in ACD; use as
carry bit; rotate right.
COMZS 100320 Place the complement of ACS in ACD; use as



























060400 Data in, A buffer to AC.
060600 Data in, A buffer to AC; clear device.
060700 Data in, A buffer to AC; send special pulse to device.
060500 Data in, A buffer to AC; start device.
061400 Data in, B buffer to AC.
061600 Data in, B buffer to AC; clear device.
061700 Data in, B buffer to AC; send special pulse to device.
061500 Data in, B buffer to AC; start device.
062400 Data in, C buffer to AC.
062600 Data in, C buffer to AC; clear device.
062700 Data in, C buffer to AC; send special pulse to device.
062500 Data in, C buffer to AC; start device.
073101 If overflow, set Carry. Otherwise divide AC0-AC1
by AC2. Put quotient in AC1, remainder in AC0.
061000 Data out, AC to A buffer.
061200 Data out, AC to A buffer; clear device.
061300 Data out, AC to A buffer; send special pulse to
device.
061100 Data out, AC to A buffer; start device.
062000 Data out, AC to B buffer.
062200 Data out, AC to B buffer; clear device.
062300 Data out, AC to B buffer; send special pulse to
device.
062100 Data out, AC to B buffer; start device.
063000 Data out, AC to C buffer.
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DOCC 063200 Data out, AC to C buffer; clear device.
DOCP 063300 Data out, AC to C buffer; send special pulse to
device.
DOCS 063100 Data out, AC to C buffer; start device.
DSZ 014000 Decrement location E by 1 and skip if result is zero.
HALT 063077 Halt the processor ( =DOC 0, CPU).
INC 101400 Place ACS + 1 in ACD; use Carry as base for carry
bit.
INCC 101460 Place ACS + 1 in ACD; use complement of Carry as
base for carry bit.
INCCL 101560 Place ACS + 1 in ACD; use complement of Carry
as base for carry bit; rotate left.
INCCR 101660 Place ACS + 1 in ACD; use complement of Carry as
base for carry bit; rotate right.
INCCS 101760 Place ACS + 1 in ACD; use complement of Carry as
base for carry bit; swap halves of result.
INCL 101500 Place ACS + 1 in ACD; use Carry as base for carry
bit; rotate left.
INCO 101440 Place ACS + 1 in ACD; use 1 as base for carry bit.
INCOL 101540 Place ACS + 1 in ACD; use 1 as base for carry bit;
rotate left.
INCOR 101640 Place ACS + 1 in ACD; use 1 as base for carry bit;
rotate right.
INCOS 101740 Place ACS + 1 in ACD; use 1 as base for carry bit;
swap halves of result.
INCR 101600 Place ACS + 1 in ACD; use Carry as base for carry
bit; rotate right.
INCS 101700 Place ACS + 1 in ACD; use Carry as base for carry
bit; swap halves of result.
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INCZ 101420 Place ACS + 1 in ACD; use as base for carry bit.








101620 Place ACS + 1 in ACD; use as base for carry bit;
rotate right.
101720 Place ACS + 1 in ACD; use as base for carry bit;
swap halves of result.
061477 Acknowledge interrupt by loading code of nearest
device that is requesting an interrupt into AC bits
10-15 ( =DIB -, CPU).
060277 Disable interrupt by clearing Interrupt On
(=NIOC CPU).












Clear all IO devices, clear Interrupt On, reset
clock to line frequency ( =DICC 0, CPU).
Increment location E by 1 and skip if result is zero.
Jump to location E (put E in PC).
Load PC + 1 in AC3 and jump to subroutine at
location E (put E in PC).
Load contents of location E into AC.
Move ACS to ACD; use Carry as carry bit.
Move ACS to ACD; use complement of Carry as
carry bit.
Move ACS to ACD; use complement of Carry as
carry bit; rotate left.
Move ACS to ACD; use complement of Carry as
carry bit; rotate right.
Move ACS to ACD; use complement of Carry as
carry bit; swap halves of result.
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MOVL 101100 Move ACS to ACD; use Carry as carry bit; rotate
left.
MOVO 101040 Move ACS to ACD; use 1 as carry bit.
MOVOL 101140 Move ACS to ACD; use 1 as carry bit; rotate left.
MOVOR 101240 Move ACS to ACD; use 1 as carry bit; rotate right.
MOVOS 101340 Move ACS to ACD; use 1 as carry bit; swap halves
of result.
MOVR 101200 Move ACS to ACD; use Carry as carry bit; rotate
right.
MOVS 101300 Move ACS to ACD; use Carry as carry bit; swap
halves of result.
MOVZ 101020 Move ACS to ACD; use as carry bit.
MOVZL 101120 Move ACS to ACD; use as carry bit; rotate left.
MOVZR 101220 Move ACS to ACD; use as carry bit; rotate right.
MOVZS 101320 Move ACS to ACD; use as carry bit; swap halves
of result.
MSKO 062077 Set up Interrupt Disable flags according to mask in
AC (=DOB -, CPU).
MUL 073301 Multiply AC1 by AC2, add product to AC0, put
result in AC0-AC1.
NEG 100400 Place negative of ACS in ACD; use Carry as base
for carry bit.
NEGC 100460 Place negative of ACS in ACD; use complement of
Carry as base for carry bit.
NEGCL 100560 Place negative of ACS in ACD; use complement of
Carry as base for carry bit; rotate left.
NEGCR 100660 Place negative of ACS in ACD; use complement of
Carry as base for carry bit; rotate right.
NEGCS 100760 Place negative of ACS in ACD; use complement of
Carry as base for carry bit; swap halves of result.
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NEGL 100500 Place negative of ACS in ACD; use Carry as base
for carry bit; rotate left.




Place negative of ACS in ACD; use 1 as base for
carry bit; rotate left.
Place negative of ACS in ACD; use 1 as base for
carry bit; rotate right.
NEGOS 100740 Place negative of ACS in ACD; use 1 as base for
carry bit; swap halves of result.
NEGR 100600 Place negative of ACS in ACD; use Carry as carry
bit; rotate right.
NEGS 100700 Place negative of ACS in ACD; use Carry as carry
bit; swap halves of result.




Place negative of ACS in ACD; use as base for
carry bit; rotate left.
Place negative of ACS in ACD; use as base for
carry bit; rotate right.
NEGZS 100720 Place negative of ACS in ACD; use as base for
carry bit; swap halves of result.
NIO 060000 No operation.
NIOC 060200 Clear device.
NIOP 060800 Send special pulse to device.
NIOS 060100 Start device.
READS 060477 Read console data switches into AC ( =DIA -, CPU),
SBN 000007 Skip if both carry and result are nonzero (skip
function in an arithmetic or logical instruction).
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SEZ 000006 Skip if either carry or result is zero (skip function
in an arithmetic or logical instruction).
SKP 000001 Skip (skip function in an arithmetic or logical
instruction).
SKPBN 063400 Skip if Busy is 1.
SKPBZ 063500 Skip if Busy is 0.
SKPDN 063600 Skip if Done is 1.
SKPDZ 063700 Skip if Done is 0.
SNC 000003 Skip if carry bit is 1 (skip function in an arithmetic
or logical instruction).
SNR 000005 Skip if result is nonzero (skip function in an arith-
metic or logical instruction).
STA 040000 Store AC in location E.
SUB 102400 Subtract ACS from ACD; use Carry as base for
carry bit.
SUBC 102460 Subtract ACS from ACD; use complement of Carry
as base for carry bit.
SUBCL 102560 Subtract ACS from ACD; use complement of Carry
as base for carry bit; rotate left.
SUBCR 102660 Subtract ACS from ADC; use complement of Carry
as base for carry bit; rotate right.
SUBCS 102760 Subtract ACS from ACD; use complement of Carry
as base for carry bit; swap halves of result.
SUBL 102500 Subtract ACS from ACD; use Carry as base for
carry bit; rotate left.
SUBO 102440 Subtract ACS from ACD; use 1 as base for carry bit.
SUBOL 102540 Subtract ACS from ACD; use 1 as base for carry bit;
rotate left.




SUBOS 102740 Subtract ACS from ACD; use 1 as base for carry
bit; swap halves of result.
SUBR 102600 Subtract ACS from ACD; use Carry as base for
carry bit; rotate right.
SUBS 102700 Subtract ACS from ACD; use Carry as base for carry
bit; swap halves of result.
SUBZ 102420 Subtract ACS from ACS; use as base for carry bit.
SUBZL 102520 Subtract ACS from ACD; use as base for carry bit;
rotate left.
SUBZR 102620 Subtract ACS from ACD; use as base for carry bit;
rotate right.
SUBZS 102720 Subtract ACS from ACD; use as base for carry bit;
swap halves of result.
SZC 000002 Skip if carry is (skip function in an arithmetic or
logical instruction).
SZR 000004 Skip if result is zero (skip function in an arithmetic
or logical instruction).
@ 002000 When this character appears in an instruction, the
assembler places a 1 in bit 5 to produce indirect
addressing.
@ 100000 When this character appears with a 15-bit address,
the assembler places a 1 in bit 0, making the
address indirect.
# 000010 Appending this character to the mnemonic for an
arithmetic or logical instruction places a 1 in bit
12 to prevent the processor from loading the 17-bit
result in Carry and ACD. Thus the result of an
instruction can be tested for a skip without affecting




BASIC A/D AND D/A CONVERSION
In A/D and D/A conversion systems, the information to be converted
is mainly in two forms. One form is an analog signal on a single line
whose magnitude represents some physical quantity. The second form
is discrete bits of information, either serial on a single line or parallel
on many lines which describe a weighted digital word. The word, of
course, is the description of the quantity.
An example here will serve to introduce the nomenclature associated
with these techniques. Figure B-l shows a three bit binary word and its




















0V 2V 4V 6V 8V 10V 12V 14V
Figure B-l. Example Digital Coding
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The example uses volts as the quantity represented, and two volts
has been assigned as the value for the least significant bit (LSB). Since
the smallest quantum that can be resolved is 2 volts, it is possible to
represent up to 14v in 2 volt increments. The resolution of the digital
word and its analog equivalent is one part in seven, or 2 volts per step.
A quantum is defined as the smallest quantity that can be represented by
a digital word and is equal to the LSB.
Now if we can add a sign bit before the most significant bit (MSB)
and use the same total spance of voltage (i. e., 14 volts), we can repre-
sent analog voltages from +7 volts to -7 volts with a 1 volt increment,
as shown in Figure B_2.














+3 +4 +5 +6 +7
ANALOG
VOLTAGE
Figure B-2 Digital Word vs. Equivalent Analog Voltage
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The reason for handling data in a digital fashion in some systems
is the greater speed and accuracy attainable and reduction of the effect
of noise on system accuracy. Also, from a reliability standpoint, digital
equipment can be made redundant; for example, majority voting tech-
niques can be used; this is much more difficult in analog equipment.
However, the analog form is more than likely needed somewhere in the
system because of the difficulty in manufacturing transducers which
respond to digital formats.
B. 1. Basic D/A Conversion
Figure B_3 shows a three bit, signed converter. The basic elements
are the storage register, the reference supply, and the D/A decoder.
The input word is stored in the register. Each flipflop drives an analog
switch which connects the reference supply voltage or ground to the
proper terminal of the resistor network. In the case of a "1" bit, the
resistor network divides the reference voltage down so that a voltage
is added to the D/A output whose magnitude is proportional to the equiva-
lent weight of this particular bit. The sign bit controls the polarity of
reference voltage to be applied to the resistor network. In cases where
accuracy required is extremely low, the storage resistor flipflop could
be used to drive the resistor network directly, but, of course, this is
not normally the case. The accuracy of this system would be dependent




























Figure B-3 Basic D/A Conversion
A more formidable problem exists in A/D conversion than does in
D/A. The reasons are: (1) The A/D converter represents the front
end of the digital processing, and thus the generation of errors are
much more critical at this stage; (2) The A/D process normally takes
longer than the D/A, so this stage must meet the sampling rate require,
ments; (3) High sampling rates and increased accuracy give rise to




B.2. Successive Approximations A/D Conversion System
Figure B-4 shows a typical A/D conversion system of a type referred
to as serial or successive approximations. The process is as follows:
a multiplexer channel is selected by the programmer. The analog
voltage of the channel appears at the input of the comparator. Simul-
taneously, the digital register is cleared and all "O's appear at the input
of the D/A decoder. The comparator then compares the zero voltage
from the D/A decoder with the multiplexer output and determines the
sign. The proper sign is then set into the register by the programmer,
which then sets a "1" into the MSB of the D/A decoder. The decoder
output is then compared to the analog voltage to determine which is
larger. If the D/A converter is largest, the one is removed from the
MSB of the decoder. If the analog voltage is larger, the MSB is left
alone. The process continues until a "1" has been tried in each succeed-
ing less significant bit. The digital equivalent is then read out of the
register.
B. 3. Counter Ramp A/D Conversion
We would like to reduce the complexity of the previous example and
still maintain an adequate conversion time. One way is illustrated in
Figure B-5.The process begins by setting the counter to all "0"s. The
clock pulses are then counted up in the register which drives the D/A
decoder to follow the count with an analog voltage. As the count
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Figure B-5 Counter Ramp A/D Converter
increases, the voltage from the decoder increases linearly with time
until the ramp voltage is equal to or slightly greater than the analog
input signal. At this point the comparator signals the counter to stop,
and the digital word is read from the counter. This circuit appears to
have reduced the complexity of the previous example, but it has intro-
duced a rather high speed clock, which certainly won't reduce the cost
efficiency.
B. 4. Parallel A/D Conversion
This is the fastest type of A/D conversion, but it sacrifices
simplicity for increased speed. The circuit is shown in Figure B-6. The
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circuit shown is for a 3 bit conversion, and as shown must have enough
threshold detectors to cover all possible digital numbers (i. e.
,
3 bits =
7 possible numbers). The analog input appears at the input of all thresh-
old detectors simultaneously. The detectors drive the encoding logic

















The binary signals on the bus have two states, low and high, which
correspond respectively to nominal voltage levels of and +2. 7 volts.
Any level between ground and
. 4 volt is interpreted as low and level
more positive than 2.2 volts is interpreted as high. The level listed for
a signal in the following table is the voltage level on the line when the
signal represents a 1 or produces the indicated function. A low signal
is indicated in the prints by a bar over its name.
Signal Direction Level






Device Selection. The processor
places the device code (bits 10-15
of the instruction word) on these
lines during the execution of an in-
out instruction. The lines select
one of 62 devices (codes 01-76) that
may be connected to the bus. Only
the selected device responds to con-
trol signals generated during the
instruction.
Data. All data and addresses are
transferred between the processor
and the devices attached to the bus
via these sixteen lines.
For programmed output the pro-
cessor places the AC specified by
the instruction on the data lines and
then generates DATOA, DATOB or
DATOC to load the data from the lines
into the corresponding buffer in the
device selected by DSO-5, or gen-
erates MSKO to set up the Interrupt
Disable flags in all of the devices
according to the mask on the data
lines. For data channel output the
processor places the memory buffer
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DATOA To device High
DATIA To device High
DATOB To device High
DATIB To device High
DATOC To device High
DATIC To device High
on the data lines and generates
DCHO to load the contents of the
lines into the data buffer in the
device that is being serviced.
For programmed input the pro-
cessor generates DATIA, DATIB or
DATIC to place information from the
corresponding buffer in the device
selected by DSO-5 on the data lines,
or generates INTA to place the code
of the nearest device that is request-
ing an interrupt on lines 10-15. The
processor then loads the data from
the lines into the AC selected by the
instruction. To get an address for
data channel access the processor
generates DCHA to place a memory
address from the nearest device that
is requesting access on lines 1-15
and then loads the address into the
memory address register. For data
channel input the processor generates
DCHI to place the data buffer of the
device being serviced on the data lines
and then loads the contents of the lines
into the memory buffer.
Data Out A. Generated by the pro-
cessor after AC has been placed on
the data lines in a DOA to load the
data into the A buffer in the device
selected by DSO-5.
Data In A. Generated by the proces-
sor during a DIA to place the A buffer
in the device selected by DSO-5 on the
data lines.
Data Out B. Equivalent to DATOA
but loads the B buffer.
Data In B. Equivalent to DATIA but
places the B buffer on the data lines.
Data Out C. Equivalent to DATOA
but loads the C buffer.
Data In C. Equivalent to DATIA but
places the C buffer on the data lines.
125

STRT To device High
CLR To device High
IOPLS To device High
SELB To processor Low
SELD To processor Low
RQENB To device Low
INTR To processor Low
Start. Generated by the processor
in any nonskip IO instruction with
an S control function (bits 8-9 = 01)
to clear Done, set Busy, and clear
the INT REQ flipflop in the device
selected by DSO-5.
Clear. Generated by the processor
in any nonskip IO instruction with a
C control function (bits 8-9=10) to
clear Busy, Done and the INT REQ
flipflop in the device selected by
DSO-5.
IO Pulse. Generated by the proces-
sor in any nonskip IO instruction with
a P control function (bits 8-9 = 11) to
perform some special function in the
device selected by DSO-5 (this signal
is for custom applications).
Selected Busy. Generated by the
device selected by DSO-5 if its
Busy flag is set.
Selected Done. Generated by the
device selected by DSO-5 if its Done
flag is set.
Request Enable. Generated at the
beginning of every memory cycle to
allow all devices on the bus to re-
quest program interrupts or data
channel access.
In any device RQENB sets the INT
REQ flipflop if Done is set and Inter-
rupt Disable is clear. Otherwise it
clears INT REQ.
In any device connected to the data
channel RQENB sets the DCH REQ
flipflop if the DCH SYNC flipflop is
set. Otherwise it clears DCH REQ.
Interrupt Request. Generated by
any device when its INT REQ flipflop
is set. This informs the processor




INTP To device Low
INTA To device High
MSKO To device Low
DCHR To processor Low
DCHP To device Low
DCHA To device Low
Interrupt Priority. Generated by
the processor for transmission
serially to the devices on the bus.
If the INT REQ flipflop in a device
is clear when the device receives
INTP, the signal is transmitted to
the next device.
Interrupt Acknowledge. Generated
by the processor during the INTA
instruction. If a device receives
INTA while it is also receiving
INTP and its INT REQ flipflop is
set, it places its device code on
data lines 10- 15.
Mask Out. Generated by the proces-
sor during the MSKO instruction after
AC has been placed on the data lines
to set up the Interrupt Disable flags
in all devices according to the mask
on the lines.
Data Channel Request. Generated
by any device when its DCH REQ
flipflop is set. This informs the
processor that the device is waiting
for data channel access.
Data Channel Priority. Generated
by the processor and transmitted
serially to the devices on the bus.
If the DCH REQ flipflop in a device
is clear when the device receives
DCHP, the signal is transmitted to
the next device.
Data Channel Acknowledge. Gen-
erated by the processor at the
beginning of a data channel cycle.
If a device receives DCHA while it
is also receiving DCHP and its DCH
REQ flipflop is set, it places the
memory address to be used for data
channel access on data lines 1-15
and sets its DCH SEL flipflop.
DCHMO To processor Low Data Channel Mode. Generated by




DCHI To device High
DCHO To device High
OVFLO To device High
IORST To device High
SEL flipflop is set to inform the pro-
cessor of the type of data channel
cycle desired as follows:
DCHM DCHM1
0(H) 0(H) Data out
0(H) 1(L) Increment memory
1(L) 0(H) Data in
1(L) 1(L) Add to memory
In addition to performing the necessary
functions internally, the processor
generates DCHI and/or DCHO for the
required in-out transfers.
Data Channel In. Generated by the
processor for data channel input
(DCHM0 = 1) to place the data register
of the device selected by DCHA on the
data lines.
Data Channel Out. Generated by the
processor for data channel output
(DCHMO-1^10) after the word from
memory or the arithmetic result has
been placed on the data lines to load the
contents of the lines into the data regis-
ter of the device selected by DCHA.
Overflow. Generated by the processor
during a data channel cycle that incre-
ments memory or adds to memory
(DCHM1 = 1) when the result exceeds
2l6_ i.
IO Reset. Generated by the processor
in the IORST instruction or when the
console reset switch is pressed to
clear the control flipflops in all inter-
faces connected to the bus. This sig-





DEVICE CONNECTION AND SPECIFICATION










4U Channel 1 in
5U Channel 2 in
6U Channel 3 in
Channel 4 in
Channel 5 in
9U Channel 6 in









Required for +10v operation
To complete signal circuit
Required for +10v operation
Required for +10v operation
Required for +10v operation








23U 27U Starts A/D conversion when MUX
has settled
24U 44 DATOC (start conversion)
25U +5v Enables strobe A to operate
26U +5v through 3. 9K Allows A/D TRIG (-) to operate
resistor
27U 23U Starts A/D conversion when MUX
has settled
28U DIGITAL GROUND To specify 12 bit word length
29U NC
30U 130A BIT 3
31U 90 BIT 5
32U 130 BIT 7
33U 90A BIT 9








To complete signal return circuit
4L Channel 1 return
5L Channel 2 return
6L Channel 3 return
7L Channel 4 return
8L Channel 5 return
9L Channel 6 return






































































20U 112 BIT 4
21U 118 BIT 3
22U 112A BIT 2



















2L 2U & Digital Ground Analog Return
3L 6U For +10v operation
4L NC
5L YO wiper Y channel offset adjust
6L 9L k 2U Ties X, Y, and analog returns
together
7L YG wiper Y channel gain adjust
8L» XG wiper X channel gain adjust









17L 27L Ties X_Y select Bit IN to LSB
18L NC
19L NC







































D/A-PIN29L DATOB OUT - STROBE FOR X-Y
SELECT
DIGITAL GROUND
NC DS21 _ Not Needed
9 U15-PIN10 DS4 IN
10 50 DS21+DS23 IN
11 D/A-PIN29U DS23 OUT - D/A DEVICE SELECT
12 50 DS21+DS23 IN









6 Through capacitor C=. 001uf<
to Pin 7
7 Through capacitor R = 10K
to Pin 6 through
resistor to +5v
8 DIGITAL GROUND











D. 2 DT 1620 Functional Pin Description
Pin Remarks
1U +15 volts @ 80 mA maximum, 0. 1% regulation
1L -15 volts @ 80 mA maximum, 0. 1% regulation
2U, Analog return (internally tied to Digital return at one
2L point in the comparator)
3U Channel return on Differential units only
4U Ch. 1 signal input. Use 4L for Ch. 1 return on
Differential units only
5U Ch. 2 signal input. Use 5L for Ch. 2 return on
Differential units only
6U Ch. 3 signal input. Use 6L for Ch. 3 return on
Differential units only
7U Ch. 4 signal input. Use 7L for Ch. 4 return on
Differential units only
8U Ch. 5 signal input. Use 8L for Ch. 6 return on
Differential units only
9U Ch. 6 signal input. Use 9L for Ch. 6 return on
Differential units only




3L Ch. 8 signal input for single ended units only.
3L is return line for Ch. on Differential units only
4L Ch. 9 signal input for single ended units only.
4L is return line for Ch. 1 on Differential units only
5L Ch. 10 signal input for single ended units only.
5L is return line for Ch. 2 on Differential units only
6L Ch. 11 signal input for single ended units only.
6L is return line for Ch. 3 on Differential units only
7L Ch. 12 signal input for single ended units only.
7L is return line for Ch. 4 on Differential units only
8L Ch. 13 signal input for single ended units only.
8L is return line for Ch. 5 on Differential units only
9L Ch. 14 signal input for single ended units only.
9L is return line for Ch. 6 on Differential units only
10L Ch. 15 signal input for single ended units only.
10L is return line for Ch. 7 on Differential units only
11U Multiplexer output. HI side on Differential units (LO
side is 11L) when using switch gain amplifier or other
gain element external to the unit 11U must not "see"
an impedence 100 Megohm to avoid loading errors.
11L No connection on this pin with single ended units.
Represents LO side of signal on Differential units.
Must not be loaded with an impedence of 100 Megohms
12U Determines gain of Differential Amplifier. If tied to
analog return (2U, 2L) Differential Amplifier has gain
of - 1 for 0-10v, +10 volt operation. When tied to 13L,
Differential Amplifier has gain of -2 for 0-5v, _+5 volt
operation.
12L LO side of signal input to Differential Amplifier nor-
mally tied to signal commons on single ended units;
Tied to 11L (LO side MUX out) on Differential units.
13U Output of Sample/Hold. (S&H inverts).
138

13L Output of Differential Amplifier. (Differential
Amplifier inverts).
14U Range 1 input on A/D (20v range) when tied to range 2
(14L) gives 10 volts range.
14L Range 1 input on A/D.
15U +10v reference. When tied to 14U or 14L, offsets A/D
% scale for Bipolar ranges. Also used for remote range
adjust Pot can not deliver more than 4 mA.
15L Optional. For "CS" units this Pin has A/D clock signal.
16U For remote Pot used for offset adjust when internal
Pot not accessible.
16L Reference adjust. For remote Pot when internal range
adjust is not used. Adjusts reference and full scale of
A/D.
17U Used only with option "SG". Brings out the HI input
side of the Differential Amplifier separated from MUX.
HI HI output. For use when inserting external amplifier
between MUX and Differential Amplifier.
17L MUX Enable. Internally pulled HIGH (with 3. 3K). Used
only with expander to disable (LO) Bank 1. Normally
left open (HI).
18U Connected to A/D serial output on option "CS" only.
Data is inverted (LO=l).
18L Used with option "SH" to bring sample/hold control line
out separate from internal timing control. HIGH =
Sample, LO = Hold. 1 TTL Load.
19U Address Bit Output Ag on single ended units only. Not
used on Differential units. Internally pulled up with
6. 8K 10 TTL loads.
20U Address Bit output A4 (SE and DI). Pulled up internally
with6.8K 10 TTL loads.
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21U Address Bit output A2 (SE and DI) . 6. 8K Internal pull up,
10 TTL loads.
22U Address Bit output Aj. 6. 8K internal pull up 10 TTL
loads.
19L Address Bit A
g input. No internal pull up 1 TTL load.
Not used on Differential units. Must be stable for 100ns
after Strobe.
20L Address Bit A4 input. No internal pull up 1 TTL load.
Must be stable for 100ns after Strobe.
21L Address Bit A2 input. No internal pull up 1 TTL load.
Must be stable for 100ns after Strobe.
22L Address Bit Aj input. No internal pull up 1 TTL load.
Must be stable for 100ns after Strobe.
23U MUX S&H time-out. Goes HI at Strobe, goes LO when
MUX, S&H have settled. (Duration: 4usDT16lO, 7us
DT1620, 15us DT1640). Drives 10 TTL loads. Can be
used to automatically trigger an A/D conversion after
MUX, S&H have settled by tieing to Pin 27U, A/D trigger
(-).
23L For use with external Pot when MUX S&H timeout is to
be adjusted.
24U Strobe A. HI to LO transition causes MUX channel select
(sequential or random and causes S&H to sample). Initiates
time-out function. Internally pulled up with 3. 3K.
25U Strobe B. Does identical function as Strobe A. Can be
used to inhibit Strobe A by grounding (LO). Must be
HI to Enable Strobe A.
24L Load Enable. When LO, at Strobe the MUX will load the
channel address presented to Pin 19L thru 22L. (Clear
Enable must be HI). When Load Enable is HI, the MUX
will advance one channel from where it was at Strobe.
No internal pull up.
25L Clear Enable. When LO, will cause MUX to go to Ch.
at Strobe independent of Load Enable. When HI does
nothing. Internally pulled up with 6. 8K.
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26U A/D Trig (+). A positive edge (LO to HI transition) will
start a conversion provided A/D Trig (-), Pin 27U is LO.
No internal pull up. May be used to inhibit A/D Trig (-)
by grounding 26U.
27U A/D Trig (-). A HI to LO transition will cause a conver-
sion provided A/D Trig ( + ) is HI. Both A/D Trig ( + ) and
A/D Trig (_) must not be activated during a conversion.
26L Clock Adjust for remote Pot. to adjust A/D clock
frequency, if required.
27L End of Conversion. Goes HI when A/D is triggered and
remains HI until conversion is complete and data is valid
in the output storage register at which time EOC goes
LO and remains LO until next A/D Trigger. 10 TTL loads
28U Word Length. Must be grounded (Digital Ground) for 12
bits. If left open short cycles converter to one bit! Tie
to bit N+l for N bit word, i. e. , tie to bit 11 Pin 34U for
10 bit converted word.
28L MSB. Complement of MSB. Use as MSB for proper 2's
complement coding. 10 TTL loads.
29U MSB. Use as MSB for offset and natural binary coding.
10 TTL loads.
29L, 30U, Bit 2 (next MSB), Bit 3, Bit 4, Bit 5, Bit 6, But 7, Bit 8,
30L, 31U, Bit 9, Bit 10, Bit 11, Bit 12(LSB), respectively. All




























Bad character LA$L: LDA 1,23 ; $ Not permitted
Colon error A+2:
Radix error . RDX 12
Equal error REG= 3+B
Format error ADD 2
; no expression permitted
before a colon
; Radix 12 not permitted
; Where B is undefined
; Need at least 2 operands
Declaration error Error in declaration of an internal or
external symbol
Input error Parity checked on input and some character
was in error
Conditional error Conditional assembly error - Expression
used in . IFE or . IFN pseudo-ops is not
evaluable in pass 1, or the .IFE or .IFN
pseudo-op is nested within a previous con-
ditional assembly statement.
. LOC error LOC







; Symbol may appear only
once in label field
; No letters permitted in
a number
LDA 4, LOC ; No register 4
Value of a symbol in pass 1 differs from
that of pass 2
142

Q Questionable line . +. END
R Expression error Expression error - expression does not eval-
uate to be absolute, relocatable, or byte
pointer type relocatable, or expression mixes
page zero and normal relocatable symbols
incorrectly
S Symbol table Memory capacity for a given machine has
overflow reached
T Error in table 14. +. XPNG ; No expression before a
pseudo-op table pseudo-op
U Undefined symbol A symbol in operand field was never defined
X Text error LET. "CB" ; Only one character in
" Atom
No expression permis-
sible before . TXT
Z Symbol error Expression contains illegal symbol, (e. g.
,
an external, an op code, double precision





The following subroutines are reprinted with permission of Data General
Corporation
NAME: DBIN.SR PART NUMBER: 090-000029
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LICENSED MATERIAL - PROPERTY OF DATA GENERAL
CORPORATION
CONVERT AN ASCII CHARACTER STRING TO A SINGLE
PRECISION BINARY NUMBER
CONVERTS AN ASCII DECIMAL CHARACTER STRING TO A
TWO'S COMPLEMENT, FIXED POINT, BINARY NUMBER
INPUT:
OUTPUT:
CALLS A GET CHARACTER ROUTINE WHOSE
ADDRESS MUST BE STORED IN LOCATION 40
OF PAGE
CHARACTERS MUST BE RETURNED RIGHT
ADJUSTED IN AC0 WITH BIT 8=0
+ IS OPTIONAL FOR POSITIVE NUMBERS
- MUST BE GIVEN FOR NEGATIVE NUMBERS
INPUT OF FORM:
SDD. . . D(BREAK)
S IS THE SIGN, D A DECIMAL DIGIT
THE BREAK CHARACTER IS ANY CHARACTER
OTHER THAN A DIGIT.
AC0 CONTAINS THE BREAK CHARACTER






IF AN INDICATION IS DESIRED TO SIGNAL CHARACTERS ARE
REQUESTED, CALLING SEQUENCE IS:
JSR . DBNI
RETURN
AN ASCII "S" FOLLOWED BY A NULL WORD
WILL BE TRANSMITTED VIA ACO TO A PUT CHARACTER




THE ABSOLUTE VALUE OF THE RESULT IS
N MOD 2**15.











DBIN: STA 3, . EC03
STA 2, . EC02
SUB 0,0
STA 0, . EC10
STA 0, . ECU
JSR @. EC40
LDA 1, . EC20
SUB 0, l.SNR
JMP . EC97




EC97: JSR @. EC40
EC96: LDA 1, . EC22













TEST FOR " + "
; YES
; NO, TEST FOR "-"
NO EXPLICIT SIGN












LDA 1, . ECU
JSR . EC50
STA 1, . ECU
JMP
. EC97





LDA 2, . EC02
JMP @. EC03
NOT A DIGIT, THEREFORE A BREAK
CHARACTER
REDUCE DIGIT TO 0-9 BINARY
RANGE
SUM WORD

















. EC50: MOVZL 1,2 :
MOVZL 2,2 ;
ADD 2, 1 ;
MOVZL 1, 1 ;
ADD 0, 1 ;





. EC20: "+ ;
. EC21: ii .
.EC22: "0 ;
. EC23: "9 ;
. EC24: "S ;
. EC40 == 40
.EC4L=41
FLAG WORD FOR SIGN OF RESULT
RUNNING SUM WORD




ASCII "S" FOR INDICATION
ENTRY
ADDRESS OF GET CHARACTER
ROUTINE
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BINARY TO DECIMAL ASCII CONVERT
CONVERTS A SINGLE PRECISION, TWO'S COMPLEMENT




ASCII CHARACTER STRING, TERMINATED BY A
NULL WORD
CHARACTERS ARE RIGHT ADJUSTED IN AC0
PASSED TO THE ROUTINE WHOSE ADDRESS












STA 3, . ED03
STA 2, . ED02
STA 0, . ED00
LDA 3, . ED30
STA 3, . ED10







ADDRESS OF POWER OF TEN TABLE
INITIALIZE POINTER
ASSUME NEGATIVE












STA 1, . ED11
JSR @. ED40














LDA 0, . EDOO















PUT OUT SIGN OR DIGIT
GET CURRENT VALUE OF N




DOES POWER OF TEN GO IN?
YES, BUMP RESULT DIGIT
NO, RESTORE PREVIOUS VALUE
CONTINUE SUBTRACTING
PUT OUT DIGIT















END OF TABLE INDICATION






; ADDRESS OF POWER OF TEN TABLE
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MULTIPLY




Nl IN AC1, N2 IN AC2















STA 3, . AB03
SUB 3, 3











AC3 WILL CONTAIN CORRECTION
FACTOR
REST SIGN OF Nl
ADD N2 TO CORRECTION
TEST SIGN OF N2
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SIGNED DIVIDE
DIVIDES TWO FIXED POINT, TWO'S COMPLEMENT NUMBERS
INPUT:
OUTPUT:
Nl in AC0 and AC1 (HIGH AND LOW), N2 IN
AC2








AC0, AC1, AC3, CARRY
AC2
EXCEPTIONAL CONDITION: IF THE MAGNITUDE OF THE
QUOTIENT EXCEEDS
@**I5-1, CARRY IS SET AND
THE DIVIDEND REMAINS UNCHANGED
OTHERWISE, CARRY WILL BE
REQUIRES: . DIVU (UNSIGNED DIVIDE)
DIV: STA 3, . AC03
STA 2, . AC02
STA 1, . AC01


















AC99: STA 3, .AC10
JSR @. AC30




LDA 3, . AC10
SAVE SIGN OF DIVISOR IN AC3
POSITION IN BIT 14
TEST SIGN OF DIVIDEND
POSITIVE, BIT 15 of AC3
CONTAINS SIGN OF DIVIDEND
SIGN OF DIVIDEND TO
AC3 BIT 15
FORM ABS. VALUE OF DIVIDEND
FLAG WORD FOR SIGNS OF
REMAINDER AND QUOTIENT
CALL . DIVI (UNSIGNED DIVIDE)
RESTORE AC2
IF SIGN BIT SET,
QUOTIENT CAN'T
BE REPRESENTED IN 16 BITS
IF CARRY SET, . DIVU GAVE
ERROR RETURN
ERROR, RETURN WITH CARRY SET
GET FLAG WORD
AC3 CONTAINS FOUR POSSIBLE COMBINATIONS
THESE ARE:
.AC98:
00 Q POSITIVE, R POSITIVE
01 Q NEGATIVE, R NEGATIVE
10 Q NEGATIVE, R POSITIVE








LDA 0, . AC00






























When two numbers are given, the one at the left of the slash is the
time for an isolated transfer, the one at the right is the minimum time
between consecutive transfers. All times are in usees.
LDA 1.6
STA 1.6
ISZ, DSZ 1. 8
JMP . 8
JSR . 8
Indirect addressing add . 8
Base register addressing add
Autoindexing add . 2
COM, NEG, MOV, INC . 8*
ADC, SUB, ADD, AND . 8*
*If skip occurs add . 2
IO input (except INTA) 2.2#
NIO 2.2#
IO output 2. 2#











With multiply- divide 10. 6
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